

Compal Confidential


PBL60 Schematics Document

AMD APU Zacate-FT1 + FCH Hudson-M1 + GPU Seymour XT-M2

2010-02-15

REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P01-Cover Page	
				Size	Document Number
				B	LA-7322P
				Date	Thursday, February 17, 2011
				Sheet	1 of 47
				Rev	1.0



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VS	1.0V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON(WOL)	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
+1.1VALW	1.1V always on power rail	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

SMBUS Control Table

	SOURCE	MIINI1	BATT	APU	FCH	SODIMM	VRAM
EC_SMB_CK1 EC_SMB_DA1	KB930	X	V	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	KB930	X	X	V	V	X	V
FCH_SMCLK0 FCH_SMDAT0	FCH (+3VS)	V	X	X	X	V	X
FCH_SMCLK3 FCH_SMDAT3	FCH (+3VALW)	X	X	V	X	X	X

BOM Structure

15G@: 1.5G CPU (E240)
16G@: 1.6G CPU (E350)
1G@ : 1G CPU (C50)
UMA@ : APU output.
VGA@ : GPU used.
LS@ : Level shift used.
X76@L01 :VRAM 1G.
X76@L03 :VRAM 512M.


FCH Hudson-M1 USB Port List	
USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	JUSB1
Port1	JUSB2
Port2	Camera
Port3	JMINI (WLAN)
Port4	Card Reader
Port5	JUSB3
Port6	NC
Port7	NC
Port8	NC
Port9	NC
Port10	NC
Port11	NC
Port12	NC
Port13	NC

Brazos PCIE Port List		
APU	PCIE0	GPU PCIE x4
	PCIE1	
	PCIE2	
	PCIE3	
FCH	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M1 SATA Port List	
SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

SCL0, SDA0 (Primary SMBUS in the S0 domain)
SCL1, SDA1 (Secondary SMBUS supporting ASF)
SCL2, SDA2 (Primary SMBUS in the S5 domain)
SCL3, SDA3 (Primary low-voltage SBMBUS for Processor TSI)
SCL4, SDA4 (Primary SMBUS in the S5 domain)

Symbol Note :



- L01 : 16G@/VGA@/LS@/X76@L03
- L02 : 16G@/UMA@/LS@
- L03 : 15G@/VGA@/LS@/X76@L03
- L04 : 15G@/UMA@/LS@
- L05 : 16G@/VGA@/LS@/X76@L01
- L06 : 15G@/VGA@/LS@/X76@L01
- L07 : 1G@/VGA@/LS@/X76@L03
- L08 : 1G@/UMA@/LS@
- L09 : 1G@/VGA@/LS@/X76@L01

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P03-Notes List		
				Size B	Document Number LA-7322P	Rev 1.0
				Date:	Thursday, February 17, 2011	Sheet 3 of 47


1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.

2. VDDR3 should ramp-up before or simultaneously with VDDC.

3. For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.

4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.

5.VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)




Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High -> Normal operation
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON


BACO option :






PE_GPIO0 : High -> Normal operation (dGPU is not reset on BACO mode)
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title P04-dGPU Block Diagram		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-7322P	Rev 1.0
				Date: Thursday, February 17, 2011		
				Sheet 4 of 47		







Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/06/30		Deciphered Date		2012/06/30		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P06-FT1 DDRIII/UMI/PCIE					
						Size		Document Number		Rev	
						Custom		LA-7322P		1.0	
						Date:		Thursday, February 17, 2011		Sheet 6 of 47	













5 APU_HDMI_CLKP	C1602	1	2	0.1uF 0402 16V7K	HDMI_CLK
5 APU_HDMI_CLKN	C1603	1	2	0.1uF 0402 16V7K	HDMI_CLK#
5 APU_HDMI_TX0P	C1604	1	2	0.1uF 0402 16V7K	HDMI_TX0
5 APU_HDMI_TX0N	C1605	1	2	0.1uF 0402 16V7K	HDMI_TX0#
5 APU_HDMI_TX1P	C1606	1	2	0.1uF 0402 16V7K	HDMI_TX1
5 APU_HDMI_TX1N	C1607	1	2	0.1uF 0402 16V7K	HDMI_TX1#
5 APU_HDMI_TX2P	C1608	1	2	0.1uF 0402 16V7K	HDMI_TX2
5 APU_HDMI_TX2N	C1609	1	2	0.1uF 0402 16V7K	HDMI_TX2#







Swap signal for layout route.




5V PULL UP IN CONNECTER SIDE



Trace AS Short PASS



For ESD request.



For ESD request.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	P11-HDMI CONN			
Size	Document Number	LA-7322P		Rev 1.0
Date	Thursday, February 17, 2011	Sheet	11	of 47

For PCIE device reset on FS1 (GFX, GLAN, WLAN, LVDS Travis)


LAN
WLAN


LAN
WLAN


close to FCH within 1"

FCH : SA000046H60 (S IC 218-0792001 A12 HUDSON-M1 FCBGA 605P)
FCH : SA000046H70 (S IC 218-0792006 A13 HUDSON-M1 FCBGA 605P)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	P12-FCH PCIE/PCI/ACPI/LPC/RTC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7322P
				Date Thursday, February 17, 2011	Rev 1.0
				Sheet 12	of 47








REQUIRED STRAPS

Check Internal PU/PD

PULL HIGH	PCI_CLK2	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	RTC_CLK	EC_PWM2 EC_PWM3
	WATCHDOG TIMER ENABLE	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAP	NON Fusion CLOCK Mode	Internal EC ENABLE	Internal CLKGEN Mode DEFAULT	S5 PLUS MODE DISABLED DEFAULT	LPC ROM (H,L)
PULL LOW	WATCHDOG TIMER DISABLE DEFAULT	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	Fusion CLOCK Mode DEFAULT	Internal EC DISABLE DEFAULT	External CLKGEN Mode	S5 PLUS MODE ENABLED	SPI ROM(L,H) .




DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
PULL HIGH	USE internal PLL generated PLL CLK DEFAULT	ILA AUTORUN Disabled DEFAULT	Selects FC PLL DEFAULT	Disable I2C ROM DEFAULT	Required Setting DEFAULT
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved

Check AD29,AD28 strap function

check default



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P16-FCH-VSS/Strap	
				Size B	Document Number
				LA-7322P	
				Date:	Thursday, February 17, 2011
				Sheet	16 of 47

GFX PCIE LANE REVERSAL

2108080900A11SEYMOU_FCBGA962

VGA@

2 Seymour XT P/N: SA000047H10 (S IC 216-0809000 A11 SEYMOUR XT M2)

Security Classification: Compal Secret Data

Issued Date: 2010/06/30

Deciphered Date: 2012/06/30

Title: P17-Vancouver PCIE / LVDS

Size: Custom



Document Number: LA-7322P

Date: Thursday, February 17, 2011

Sheet: 17 of 47

Rev: 1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



GFX PCIE LANE REVERSAL

6 PCIE_FTX_C_GRX_P[0..3] PCIE_FTX_C_GRX_P[0..3]
 6 PCIE_FTX_C_GRX_N[0..3] PCIE_FTX_C_GRX_N[0..3]

PCIE GTX C FRX P[0..3] PCIE GTX_C_FRX_P[0..3] 6
 PCIE GTX C FRX N[0..3] PCIE GTX_C_FRX_N[0..3] 6

PCIE_FTX_C_GRX_P0 AA38 PCIE_RX0P PCIE_TX0P Y33 PCIE GTX FRX P0 C1 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P0
 PCIE_FTX_C_GRX_N0 Y37 PCIE_RX0N PCIE_TX0N Y32 PCIE GTX FRX N0 C2 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N0

PCIE_FTX_C_GRX_P1 Y35 PCIE_RX1P PCIE_TX1P W33 PCIE GTX FRX P1 C3 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P1
 PCIE_FTX_C_GRX_N1 W36 PCIE_RX1N PCIE_TX1N W32 PCIE GTX FRX N1 C4 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N1

PCIE_FTX_C_GRX_P2 W38 PCIE_RX2P PCIE_TX2P U33 PCIE GTX FRX P2 C5 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P2
 PCIE_FTX_C_GRX_N2 Y37 PCIE_RX2N PCIE_TX2N U32 PCIE GTX FRX N2 C6 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N2

PCIE_FTX_C_GRX_P3 V35 PCIE_RX3P PCIE_TX3P U30 PCIE GTX FRX P3 C7 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P3
 PCIE_FTX_C_GRX_N3 U36 PCIE_RX3N PCIE_TX3N U29 PCIE GTX FRX N3 C8 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N3

PCIE_TX4P T33 X
 PCIE_TX4N T32 X
 PCIE_TX5P T30 X
 PCIE_TX5N T29 X
 PCIE_TX6P P33 X
 PCIE_TX6N P32 X
 PCIE_TX7P P30 X
 PCIE_TX7N P29 X
 PCIE_TX8P N33 X
 PCIE_TX8N N32 X
 PCIE_TX9P N30 X
 PCIE_TX9N N29 X
 PCIE_TX10P L33 X
 PCIE_TX10N L32 X
 PCIE_TX11P L30 X
 PCIE_TX11N L29 X
 PCIE_TX12P K33 X
 PCIE_TX12N K32 X
 PCIE_TX13P J33 X
 PCIE_TX13N J32 X
 PCIE_TX14P K30 X
 PCIE_TX14N K29 X
 PCIE_TX15P H33 X
 PCIE_TX15N H32 X

PCIE_RX4P U38 X
 PCIE_RX4N T37 X
 PCIE_RX5P T35 X
 PCIE_RX5N B36 X
 PCIE_RX6P R38 X
 PCIE_RX6N P37 X
 PCIE_RX7P P35 X
 PCIE_RX7N N36 X
 PCIE_RX8P N38 X
 PCIE_RX8N M37 X
 PCIE_RX9P M35 X
 PCIE_RX9N L36 X
 PCIE_RX10P L38 X
 PCIE_RX10N K37 X
 PCIE_RX11P K35 X
 PCIE_RX11N J36 X
 PCIE_RX12P J38 X
 PCIE_RX12N H37 X
 PCIE_RX13P H35 X
 PCIE_RX13N G36 X
 PCIE_RX14P G38 X
 PCIE_RX14N F37 X
 PCIE_RX15P F35 X
 PCIE_RX15N E37 X

2160809000A11SEYMOU_FCBGA962
 VGA@

CLCK PCIE_REFCLKP
 12 CLK_PCIE_VGA# AA36 PCIE_REFCLKN
 12 CLK_PCIE_VGA AB35

2160809000A11SEYMOU_FCBGA962
 VGA@

PCIE_CALRP Y30 R3 1 VGA@ 2 1.27K 0402 1%
 PCIE_CALRN Y29 R6 1 VGA@ 2 2K 0402 1% +1.0VSG

2160809000A11SEYMOU_FCBGA962
 VGA@

Seymour XT P/N: SA000047H10 (S IC 216-0809000 A11 SEYMOUR XT M2)

LVDS CONTROL VARY BL DIGON AK27 R1 1 VGA@ 2 10K 0402 5%
 A127 R2 1 VGA@ 2 10K 0402 5%

TXCLK_UP_DPF3P AK35 X
 TXCLK_UN_DPF3N AL36 X
 TXOUT_U0P_DPF2P AJ38 X
 TXOUT_U0N_DPF2N AK37 X
 TXOUT_U1P_DPF1P AH35 X
 TXOUT_U1N_DPF1N AI36 X
 TXOUT_U2P_DPF0P AG38 X
 TXOUT_U2N_DPF0N AH37 X
 TXOUT_U3P AF35 X
 TXOUT_U3N AG39 X


LVTMDP TXCLK_LP_DPE3P AP34 X
 TXCLK_LN_DPE3N AB34 X
 TXOUT_L0P_DPE2P AW37 X
 TXOUT_L0N_DPE2N AU35 X
 TXOUT_L1P_DPE1P AR37 X
 TXOUT_L1N_DPE1N AU39 X
 TXOUT_L2P_DPE0P AP35 X
 TXOUT_L2N_DPE0N AR35 X
 TXOUT_L3P AN36 X
 TXOUT_L3N AP37 X

2160809000A11SEYMOU_FCBGA962
 VGA@








3+VSG
 R394 2.2K 0402 5%
 U16 VGA@
 NC7S208P5X_NL_SC70-5
 R554 0.0402 5%
 12 PE_GPIO0
 12,25,28 PLT_RST#

Security Classification: Compal Secret Data
 Issued Date: 2010/06/30
 Deciphered Date: 2012/06/30
 Title: P17-Vancouver PCIE / LVDS
 Size: Custom
 Document Number: LA-7322P
 Date: Thursday, February 17, 2011
 Sheet: 17 of 47
 Rev: 1.0


Strap Name		Pin Straps description <all internal PD>	Setting
VGA_DIS	GPIO9	VGA Disable determines 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: 1x de-emphasis enabled for mobile mode 1: 1x de-emphasis disabled (Default setting for desktop)	1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0): a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. memory apertures CONFIG[3:0] 128 MB 000 256 MB 001 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	00
BIF_GEN2_EN	GPIO2	0= Advertises the PCIe device as 2.5 GT/s capable at power-on 1= Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	1
RESERVED	H2SYNC (GENLK_CLK) GPIO8 GPIO21 GENERICC GPIO5	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI




VRAM	Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
Samsung SA00004GS30 64M16 K4W1G1646G-BC11		0	0	0	0
Samsung SA00004R0A0 128M16 K4W2G1646C-BC11		0	0	0	1
Hynix SA000041S60 64M16 H5TQ1G63DFR-11C		0	1	0	0
Hynix SA00003Y030 128M16 H5TQ2G63BFR-11C		0	1	0	1





Security Classification	2010/06/30	Compal Secret Data	Deciphered Date	2012/06/30
Issued Date	2010/06/30	Deciphered Date	2012/06/30	
This sheet of engineering drawing is the PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc.				
P18-Vancouver Strap/DP/HDMI//CRT				
Size	Cellm	LA-7322P	Rev	1.0
Date:	Thursday, February 17, 2011	Sheet	18	of 47









Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P22-VRAM DDR3 / Channel B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7322P
				Date: Thursday, February 17, 2011	Sheet 22 of 47






VGA Muxless with BACO Status Mapping table		
	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG


VGA Power Enable Signal Mapping table	
VGA_PWR_ON source signal	Seymour
+3.3VSG	VGA_ON
+1.8VSG	SUSP#
+1.0VSG	VGA_PWR_ON#
+VDDCI	VGA_PWR_ON
+VGA_CORE	Combine with +VGA_CORE
+1.5VSG	1.5_VDDC_PWREN
	1.5_VDDC_PWREN#




+3.3VS TO +3.3VSG




+1.5V TO +1.5VSG




+1.8VS TO +1.8VSG






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P24-VGA DC Interface	
Size	Custom	Document Number	LA-7322P	Rev	1.0
Date:	Thursday, February 17, 2011	Sheet	24	of	47



Card Reader RTS5137
(only SD/MMC/MS function)





Card Reader Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/06/30		Deciphered Date	
				2012/06/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				P27-RTS5137 Media Card Controller	
				Size Custom	Document Number
				LA-7322P	Rev 1.0
Date:				Thursday, February 17, 2011	Sheet 27 of 47

Mini-Express Card for WLAN/WiMAX(Half)


Mini-Express Card(WLAN/WiMAX)




LED




ESD



SATA HDD Conn.




SATA ODD FFC Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA-7322P	Rev 1.0
				Date: Thursday, February 17, 2011	Sheet 29 of 47


ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	26.1K	0.683V
1	R02 ER	100K	34.8K	0.851V
2	R10 PR	100K	46.4K	1.045V





INT_KBD Conn.




CONN PIN define need double check




To TP/B Conn.







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	P31-KB /SW/TP/Lid
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-7322P
				Date	Thursday, February 17, 2011
				Sheet	31 of 47
				Rev	1.0



Left USB Conn.





Left USB Conn.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7322P
				Date: Thursday, February 17, 2011	Sheet 32 of 47
				Rev 1.0	

ON/OFF switch **Power Button**




Fan Control Circuit




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P33-Other IO/USB (right)
Size Custom	Document Number	LA-7322P		Rev 1.0
Date: Friday, February 18, 2011	Sheet	33	of	47

+5VALW TO +5VS

Change P/N SB00000HZ00




+1.1VALW TO +1.1VS










+3VALW TO +3VS


Change P/N SB00000HZ00



+1.5VS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P34-DC Interface	
Size		Document Number		Rev	
Custom		LA-7322P		1.0	
Date		Thursday, February 17, 2011		Sheet 34 of 47	




EC:+3VL, reserve PR319, install PR318, PR320 100K
 EC:+3VALW, reserve PR318, install PR319, PR320 42.2K

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
Date: Friday, February 18, 2011				Sheet	37 of 44




$\langle V_o = 1.8V \rangle \quad V_{FB} = 0.6V$
 $V_o = V_{FB} * (1 + PR401 / PR402) = 0.6 * (1 + 20K / 10K) = 1.8V$




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.1	
Date:	Friday, February 18, 2011			Sheet	38 of 44



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	+1.5VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, February 18, 2011
				Sheet	39 of 44
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+1.1VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LAXXXX
				Date: Friday, February 18, 2011	Rev 0.1
				Sheet 40 of 44	



Need to confirm with HW power sequence.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 0.75VSP +1.05VSP
Size	Document Number	Rev	LAXXXX	
Date:	Friday, February 18, 2011	Sheet	41	of 44

POWER SEQUENCE



Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		TP FFC error	0.11	PG#31	Swap JTP1 pin define	12/15	ER
2		SW5 SW6 footprint error	0.11	PG#31	Update SW5 SW6 footprint	12/15	ER
3		FAN module connector pin define error	0.11	PG#33	Swap JFAN1 pin define	12/15	ER
4		DFB request to update footprint	0.11	PG#26 PG#33	Update JBTN1& JSPK1 footprint	12/15	ER
5		LID issue	0.11	PG#13	R930 change to pop	12/15	ER
6		LID issue	0.11	PG#30	LID_SW# added a pull up 10Kohm. (R35)	12/15	ER
7		Update Broad ID	0.11	PG#30	Change R1606 from 26.1Kohm to 34.8Kohm	12/15	ER
8		Double component	0.11	PG#34	Del Q54 & R1102	12/15	ER
9		Update PW schematic	0.11			12/16	ER
10		APU_THERMTRIP# of FCH SPEC	0.11	PG#05	R424 & Q79 change to unpop, R427 change to pop	12/17	ER
11		EC release note	0.11	PG#30	Add C125 & R138	12/17	ER
12		Crisis circuit	0.12	PG#14	Add UH6, R512, R513, R514	12/20	ER
13		DDR3 SPD	0.12	PG#08	Reserve R155 R152	12/21	ER
14		Update PW schematic	0.13			12/23	ER
15		Clear CMOS	0.13	PG#12	R865 change to CLRP1	12/23	ER
16		Procurement recommend	0.13		D4, Q97, Q29 change PN & footprint	12/23	ER
17		WLAN PW spec	0.13	PG#28	Reserve Q31 , Q32 circuit	12/24	ER
18		EMI request	0.13	PG#26	R1544 change to L121	12/24	ER
19		EMI request	0.13	PG#30	R1631 change to FBMA-10-100505-101T	12/24	ER
20		EMI request	0.13	PG#30	R516 change to 33ohm, C1535 change to 22P	12/24	ER
21		LAN power	0.13	PG#25	Add R553 & J8	12/27	ER
22		EMI request	0.13	PG#25	R549, R552, R1529, R1530 change to 0603	12/27	ER
23		Update PW schematic	0.13			12/27	ER
24		Crystal EA	0.2	PG#18	C35, C36 change to 18P from 20P	12/29	ER
25		Crystal EA	0.2	PG#25	C1634 change to 10P from 27P C1633 change to 12P from 27P	12/29	ER
26		Crystal EA	0.2	PG#12	C66 change to 8.2P from 22P C67 change to 10P from 22P	12/29	ER
27		PE_GPI01 pull down	0.2	PG#12	Add R109 for PE_GPI01	12/29	ER

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2010/06/30	Deciphered Date	2012/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					HW-PIR		
					Size	Document Number	Rev
					Custom	LA-7322P	1.0
					Date:	Thursday, February 17, 2011	Sheet

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-7322P	1.0
				Date:	Thursday, February 17, 2011	Sheet