



M52V BLOCK DIAGRAM




ICH9-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AG12	BM_BUSY#/GPIO0	PM_BMBUSY#	I
AJ8	TACH1/GPIO1	BT_DECT#	I
F8	PIRQE#/GPIO2	PCI_INTE#	I/OD
G11	PIRQF#/GPIO3	PCI_INTF#	I/OD
F12	PIRQG#/GPIO4	PCI_INTG#	I/OD
B3	PIRQH#/GPIO5	PCI_INTH#	I/OD
AJ9	TACH2/GPIO6		
AH9	TACH3/GPIO7	WLAN_LED_ON	O
AE16	GPIO8	EXT_SMI#	I
AG19	WOL_EN/GPIO9		
AJ24	CLGPIO1/GPIO10		
AG22	SMBALERT#/GPIO11	SMB_ALERT#	I
AC19	GPIO12	EXT_SCI#	I
AH21	GLAN_DOCK#/GPIO13		
AF22	CLGPIO2/GPIO14		
AE20	STP_PC#/GPIO15	STP_PC#	I/O
AJ14	DPRSLPVR/GPIO16	PM_DPRSLPVR	O
AG8	TACH0/GPIO17	WLAN_ON#	O
AH12	GPIO18		
AJ10	GPIO19/SATA1GP		
AE11	GPIO20	BT_LED_ON	O
AJ12	SATA0GP/GPIO21		
AG10	SCLOCK/GPIO22		
E6	LDRQ1#/GPIO23		
AJ27	CLGPIO0/GPIO24		
AG18	STP_CPU#/GPIO25	STP_CPU#	O
AH27	S4_STATE#/GPIO26		
AH25	QRT_STATE0/GPIO27	BT_ON#	O
AD16	QRT_STATE1/GPIO28	CB_SD#	O
AG17	OC#5/GPIO29	INT_USB_OC#	I
AD12	OC#6/GPIO30	INT_USB_OC#	I
AJ18	OC#7/GPIO31	INT_USB_OC#	I
AH11	CLKRUN#/GPIO32	PM_CLKRUN#	O
AE10	AZ_DOCK_EN#/GPIO33		
AG14	AZ_DOCK_RST#/GPIO34		
AG13	SATACLKREQ#/GPIO35		
AF11	SATA2GP/GPIO36	EMAIL_LED#	O
AG11	SATA3GP/GPIO37	PCB_ID0	I
AF9	SLOAD/GPIO38	PCB_ID1	I
AJ11	SDATAOUT0/GPIO39	PCB_ID2	I
AG16	OC#1/GPIO40	USB_CON01_OC#	I
AG15	OC#2/GPIO41	USB_CON23_OC#	I
AE15	OC#3/GPIO42	USB_CON23_OC#	I
AF15	OC#4/GPIO43	NEWCARD_OC#	I
AD10	SATAOUT1/GPIO48		
AG29	CPUPWRGD/GPIO49	H_PWRGD	O
E18	REQ1#/GPIO50	PCI_REQ#1	I/O
C18	GNT1#/GPIO51		
B19	REQ2#/GPIO52	PCI_REQ#2	I/O
F18	GNT2#/GPIO53		
A11	REQ3#/GPIO54	PCI_REQ#3	I/O
C10	GNT3#/GPIO55		

EC IT8512E GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
28	PWM0/GPA0	PWR_LED_UP#	O	105	CLKRUN#/GPH0	PM_CLKRUN#	I/O
29	PWM1/GPA1	CHG_LED_UP#	O	106	CRX1/GPH1	3G_ON#	O
32	PWM2/GPA2			107	CTX1/GPH2	3G_LED_ON#	O
33	PWM3/GPA3			108	GPH3	BAT_LEARN	I/O
34	PWM4/GPA4	LCD_BL_PWM	O	109	GPH4		
35	PWM5/GPA5	FAN_PWM	O	110	GPH5	NUM_LED	O
36	PWM6/GPA6			111	GPH6	CAP_LED	O
38	PWM7/GPA7			74	ADC0/GPI0	NV_OVERT#	I
122	RXD/GPB0	CHG_EN#	O	75	ADC1/GPI1	SUS_PWRGD	I
123	TXD/GPB1	PRECHG	O	76	ADC2/GPI2	ALL_SYS_PWRGD	I
139	CTX0/GPB2			77	ADC3/GPI3	CPU_PWRGD	I
124	SMCLK0/GPB3	SMB0_CLK	I/O	78	ADC4/GPI4	PWR_MON	I
125	SMDAT0/GPB4	SMB0_DAT	I/O	79	ADC5/GPI5	ALS_DA	I
142	GA20/GPB5	A20GATE	O	80	ADC6/GPI6		
4	KBRST#/GPB6	RC_IN#	O	81	ADC7/GPI7		
126	GPB7	PM_RSMRST#	O	84	DAC0/GPJ0	EC_CLK_EN	
133	CRX0/GPC0	CRX0	I	85	DAC1/GPJ1	PM_PWROK	
129	SMCLK1/GPC1	SMB1_CLK	I/O	86	DAC1/GPJ2		
130	SMDAT1/GPC2	SMB1_DAT	I/O	87	DAC1/GPJ3		
64	GPC3	PM_PWRBTN#	O	88	DAC1/GPJ4		
136	WUI2/GPC4	AC_IN_OC#	I	89	DAC1/GPJ5		
65	GPC5	OP_SD#	O	15	GPK0		
140	WUI3/GPC6	BAT1_IN_OC#	I	16	GPK1		
20	GPC7	RFON_SW#	I	17	GPK2		
22	WUI0/GPD0	PWRLIMIT#	I	18	GPK3		
25	WUI1/GPD1	PM_SUSC#	I	48	GPK4		
26	WUI4/GPD2	BUF_PLT_RST#	I	49	GPK5		
27	ECSCI#/GPD3	EXT_SCI#	O	62	GPK6		
19	GPD4	EXT_SMI#	O	63	GPK7		
37	GPD5	LCD_BACKOFF#	O	90	GPL0		
53	TACH0 / GPD6	FAN0_TACH	I	91	GPL1		
54	GPD7			92	GPL2		
23	GPE0	VSUS_ON	O	93	GPL3		
94	GPE1	SUSC_EC#	O	119	GPL4		
95	GPE2	SUSB_EC#	O	120	GPL5		
96	GPE3	CPU_VRON	O	134	GPL6		
141	PWRSW/GPE4	PWR_SW#	I	135	GPL7		
39	WUI5/GPE5	BAT2_IN_OC#	I				
21	GPE6	LID_SW#	I				
24	GPE7	INSTANT_ON#	I				
97	PS2CLK0/GPF0						
98	PS2DAT0/GPF1	COLOREN#	I				
99	PS2CLK1/GPF2	MARATHON#	I				
100	PS2DAT1/GPF3	DISTP#	I				
101	PS2CLK2/GPF4	TP_CLK	I/O				
102	PS2DAT2/GPF5	TP_DAT	I/O				
131	SMCLK2/GPF6	THRO_CPU	O				
132	SMDAT2/GPF7	TP_LED	O				
118	WUI7/GPG0						
121	GPG1	PM_SUSB#	I				
112	GPG2						
116	GPG6						










Pin M4, N5, B2:
DC: Reserved
unconnected;
QC:
BPM_2[1,0,2]
left unconnected
200811191521

DC: unused
50 CPU_THRM_DA_QC
50 CPU_THRM_DC_QC

DC: Left unconnected
QC: 1k ohm pull up and
1.74 k ohm pull down
200811191431


For support QC:
Mount R0335, R0336, C0302, R0339, R0337, R0411
(R0334, R0333, R0332, Q0302, Q0303) for QC/DC auto-change
Unmount R0409, R0408, R0403, R0404, R0405, R0406, R0407, R0338
If support DC:
Mount R0409, R0403, R0404, R0405, R0406, R0407
Unmount R0335, R0336, C0302, R0339, R0337, R0338, R0411, R0408,
R0334, R0333, R0332, Q0302, Q0303
2008-11-24-15-05



BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	L	H	H
200	800	L	H	L
266	1067	L	L	L

DC:
COMP 0, 2: 27 ohm pull down;
COMP 1, 3: 55 ohm pull down;
QC:
COMP 0, 2: 25 ohm pull down;
COMP 1, 3: 50 ohm pull down
200811191401

Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"
Comp 1,3: Zo=55 Ohm, trace length < 0.5"



+V CORE

+V CORE

U0301C

A7 VCC1
A9 VCC2
A10 VCC3
A12 VCC4
A13 VCC5
A15 VCC6
A17 VCC7
A18 VCC8
A20 VCC9
B7 VCC10
B9 VCC11
B10 VCC12
B12 VCC13
B14 VCC14
B15 VCC15
B17 VCC16
B18 VCC17
B20 VCC18
C9 VCC19
C10 VCC20
C12 VCC21
C13 VCC22
C15 VCC23
C17 VCC24
C18 VCC25
D9 VCC26
D10 VCC27
D12 VCC28
D14 VCC29
D15 VCC30
D17 VCC31
D18 VCC32
E7 VCC33
E9 VCC34
E10 VCC35
E12 VCC36
E13 VCC37
E15 VCC38
E17 VCC39
E18 VCC40
E20 VCC41
F7 VCC42
F9 VCC43
F10 VCC44
F12 VCC45
F14 VCC46
F15 VCC47
F17 VCC48
F18 VCC49
F20 VCC50
AA7 VCC51
AA9 VCC52
AA10 VCC53
AA12 VCC54
AA13 VCC55
AA15 VCC56
AA17 VCC57
AA18 VCC58
AA20 VCC59
AB9 VCC60
AC10 VCC61
AB10 VCC62
AB12 VCC63
AB14 VCC64
AB15 VCC65
AB17 VCC66
AB18 VCC67

VCC68 AB20
VCC69 AB7
VCC70 AC9
VCC71 AC12
VCC72 AC13
VCC73 AC14
VCC74 AC15
VCC75 AC17
VCC76 AC18
VCC77 AD7
VCC78 AD9
VCC79 AD10
VCC80 AD12
VCC81 AD14
VCC82 AD15
VCC83 AD17
VCC84 AE9
VCC85 AE10
VCC86 AE12
VCC87 AE13
VCC88 AE15
VCC89 AE17
VCC90 AE18
VCC91 AE20
VCC92 AF9
VCC93 AF10
VCC94 AF12
VCC95 AF14
VCC96 AF15
VCC97 AF17
VCC98 AF18
VCC99 AF20
VCC100

AB20
AB7
AC9
AC12
AC13
AC14
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20

+VCCP_CPU

R0409 1 /DC 2 00hm

+VCCP_CPU
C0402 0.01UF/16V
C0401 10UF/6.3V
Max: 130 mA

unmount C0401
change RNX0401 RNX0402 to short land
G60VX R2.0 costdown 20090328

Pin AE8:
DC: VSS to GND;
QC: BPM_2[3]#, left
unconnected

VCCSENSE and VSSSENSE are wide trace
can't use a RES A to costdown

??

If support DC:
Mount R0409, R0403, R0404, R0405, R0406, R0407
Unmount R0335, R0336, C0302, R0339, R0337, R0338, R0411, R0408
For support QC:
Mount R0335, R0336, C0302, R0339, R0337, R0338, R0411
Unmount R0409, R0408, R0403, R0404, R0405, R0406, R0407 ??
200811122108

Pin AC8/AA8/D8:
DC: VSS to GND;
QC: Reserved and should be left unconnected,
but can be rout open for future use
2008-11-19-21-00

Pin F8:
DC: VSS;
QC: GTLREF_CONTROL, control signal to
connect or disconnect GTLREF_2 circuit
to switch between QC and DC.
Use this signal to control GTLREF_2 circuit
or Use R0335/R0334 voltage divider
(with the later method, DC and QC will has
a BOM change)
2008-11-19-20-55

3 GTLREF_CTRL 1 @QC 2 GTLREF_CTRL_R
R0406 1 /DC 2 00hm

R0403 1 /DC 2 00hm

R0404 1 /DC 2 00hm

R0405 1 /DC 2 00hm

R0406 1 /DC 2 00hm

R0407 1 /DC 2 00hm



U0301D

A4 VSS1
A8 VSS2
A11 VSS3
A14 VSS4
A16 VSS5
A19 VSS6
A23 VSS7
AF2 VSS8
B6 VSS9
B8 VSS10
B11 VSS11
B13 VSS12
B16 VSS13
B19 VSS14
B21 VSS15
B24 VSS16
C5 VSS17
C8 VSS18
C11 VSS19
C14 VSS20
C16 VSS21
C19 VSS22
C2 VSS23
C22 VSS24
C25 VSS25
D1 VSS26
D4 VSS27
D8 VSS28
D11 VSS29
D13 VSS30
D16 VSS31
D19 VSS32
D23 VSS33
D26 VSS34
E3 VSS35
E6 VSS36
E8 VSS37
E11 VSS38
E14 VSS39
E16 VSS40
E19 VSS41
E21 VSS42
E24 VSS43
F5 VSS44
F8 VSS45
F11 VSS46
F13 VSS47
F16 VSS48
F19 VSS49
F2 FSS50
F22 VSS51
F25 VSS52
G4 VSS53
G1 VSS54
G23 VSS55
G26 VSS56
H3 VSS57
H6 VSS58
H21 VSS59
H24 VSS60
J2 VSS61
J5 VSS62
J22 VSS63
J25 VSS64
K1 VSS65
K4 VSS66
K23 VSS67
L3 VSS68
L6 VSS69
L21 VSS70
L24 VSS71
M2 VSS72
M5 VSS73
M22 VSS74
M25 VSS75
N1 VSS76
N4 VSS77
N23 VSS78
N26 VSS79
P3 VSS80

VSS82 P6
VSS83 P21
VSS84 P24
VSS85 R2
VSS86 R5
VSS87 R22
VSS88 R25
VSS89 T1
VSS90 T23
VSS91 T4
VSS92 T26
VSS93 U3
VSS94 U6
VSS95 U21
VSS96 U24
VSS97 V2
VSS98 V5
VSS99 V22
VSS100 V25
VSS101 W1
VSS102 W4
VSS103 W23
VSS104 Y3
VSS105 Y6
VSS107 Y21
VSS108 Y24
VSS109 AA2
VSS110 AA5
VSS111 AA8
VSS112 AA11
VSS113 AA14
VSS114 AA16
VSS115 AA19
VSS116 AA22
VSS117 AB1
VSS118 AB4
VSS119 AB8
VSS120 AB11
VSS121 AB13
VSS122 AB16
VSS123 AB19
VSS124 AB23
VSS125 AB26
VSS126 AC3
VSS127 AC6
VSS128 AC8
VSS129 AC11
VSS130 AC14
VSS131 AC16
VSS132 AC19
VSS133 AC21
VSS134 AC24
VSS135 AD2
VSS136 AD5
VSS137 AD8
VSS138 AD11
VSS139 AD13
VSS140 AD16
VSS141 AD19
VSS142 AD22
VSS143 AD25
VSS144 AE1
VSS145 AE4
VSS146 AE8
VSS147 AE11
VSS148 AE14
VSS149 AE16
VSS150 AE19
VSS151 AE23
VSS152 AE26
VSS153 AF2
VSS154 AF5
VSS155 AF8
VSS156 AF11
VSS157 AF13
VSS158 AF16
VSS159 AF19
VSS160 AF21
VSS161 AF25

Reserved, unmounted

+VCCP_CPU
510hm
R0411
BPM_2[3]#



Decoupling guide from Intel


VCORE	22uF/10V r 10uF	* 32pcs
VCORE	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?

unmount or delete C0538 C0537 C0536
G60VX R2.0 costdown 20090328

+VCCORE Mid-Frequency Capacitor
Intel: 22uF *32
F3S: 10uF *16
A7S: 10uF *1011/17
V1V: ?




+VCCP Decoupling Capacitor
Intel: 270uF *1, 0.1uF *6
F3S: 100uF *1, 0.1uF *4
V1V: ?

Checklist recommends THERMTRIP# pull up in the CPU side although functionality not used;
DC: 56 ohm pull up, 55 ohm terminate;
QC: 50 ohm pull up, 50 ohm terminate
200811190902









unmount R0504 R0505 C0542 Q0502 Q0503
connect H_THRMTRIP# to SB to costdown
G60VX R2.0 costdown 20090328

Reserved for 3G


Reverse Type
H = 9.2 mm

Reserved for 3G


Reverse Type
H = 4.0 mmunmount or delete C0702 C0704
G60VX R2.0 costdown 20090328




H_RCOMP:
 DC: 25 ohm pull down;
 QC: 17 ohm pull down
 2008-11-19-20-25




H_SWING:
 DC: 221 ohm pull up,
 100 ohm pull down;
 QC: 221 ohm pull up,
 75 ohm pull down
 2008-11-19-20-27



Cap 0.1uF within 100 mils from GMCH





RX1006->SL1006;
 G60VX R2.0 costdown 20090405





3 H_A#[35:3] H_A#[35:3]
 3 H_REQ#[4:0] H_REQ#[4:0]
 3 H_D#[63:0] H_D#[63:0]

HOST







DDR SYSTEM MEMORY A




DDR SYSTEM MEMORY B







PEGATRON		Title : NB ****	
Pegatron BU2 HW Team 3		Engineer: Kevin1_Guo	
Size	Project Name		Rev
Custom	G60VX		R 1.2
Date: Thursday, March 05, 2009		Sheet	16 of 100



T2010 1 +VCC_RTC
T2011 1 RTCRST#

delete R2008 C2005
RX2017,RX2010,RX2009->RN2017
RX2018,RX2011,RX2012->RN2018
RX2019,RX2013,RX2014->RN2019
RX2020,RX2015,RX2016->RN2020
G60VX R2.0 costdown 20090401

7 330H 8 RN2017D
7 330H 8 RN2018D
7 330H 8 RN2019D
7 330H 8 RN2020D





70 ACZ_BCLK_VGA 1 330H 2 RN2017A
36 ACZ_BCLK_AUD 3 330H 4 RN2017B
35 ACZ_BCLK_MDC 5 330H 6 RN2017C

70 ACZ_SYNC_VGA 1 330H 2 RN2018A
36 ACZ_SYNC_AUD 3 330H 4 RN2018B
35 ACZ_SYNC_MDC 5 330H 6 RN2018C



70 ACZ_RST#_VGA 1 330H 2 RN2019A
36 ACZ_RST#_AUD 3 330H 4 RN2019B
35 ACZ_RST#_MDC 5 330H 6 RN2019C

70 ACZ_SDOUT_VGA 1 330H 2 RN2020A
36 ACZ_SDOUT_AUD 3 330H 4 RN2020B
35 ACZ_SDOUT_MDC 5 330H 6 RN2020C

Unmount
RX2009, RX2012, RX2014, RX2016
J3501, R3409, R3410, J3401,
May need change J3402
For Modem Delete
20081107




VccLAN1_05 & VccCL1_05
Internal VR
High = Enable (Default)
Low = Disable



VccSus1_05, VccSus1_5, &
VccCL1_5 Internal VR
High = Enable (Default)
Low = Disable

[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap
00 = Reserved
01= Enter XOR Chain
10= Normal Operation (Default)
11= Set PCIe Port Config Bit 1





change RX2001,RX2002,RX2003,RX2004
RX2007,RX2008 to short land
change reserved RX2005 to SL2005
G60VX R2.0 costdown 20090401


DC:
56 ohm pull-up resistor and
56 ohm terminated resistor
QC:
50 ohm pull-up resistor and
50 ohm terminated resistor
20081182103

SATA1 HDD 1
SATA2 ODD
SATA4 HDD 2
SATA5 ESATA



Checklist recommends pull up in the ICH9 side
although functionality not used
DC:
56 ohm pull-up resistor and
55 ohm terminated resistor
QC:
50 ohm pull-up resistor and
50 ohm terminated resistor
200811190906







LED PIC



delete R2406 R2405; add RN2406
delete R2407 R2408; add RN2407
G60VX R2.0 costdown 20090401

unmount C2925,C2926 C2922
change R2901 to short land
G60VX R2.0 costdown 20090401

Latched Input Select

0 : Pin 17/18 = LCD_SSCG
1 : Pin 17/18 = PCIe_L0

0 : Pin 43/44 = SRC CLK
1 : Pin 43/44 = CPU_ITP CLK

0 : Pin 14/15 = PCIe_L9
Pin 17/18 = 27FIX/27SS
1 : Pin 14/15 = DOT_96MHz
Pin 17/18 = LCD_SSCG/PCIe_L0

0 : Pin 40/41 = PCIe_L7
1 : Pin 40/41 = PEREQ#

PEREQ1#:

PEREQ1# R2922 1 2 10KOhm

PEREQ2#:

PEREQ2# R2923 1 2 10KOhm

PEREQ3# : PCIeX2/4

PEREQ4# : PCIeX3/5/7

These two pins
need to be
latched in to
select the source
of PCICLKs:
high = SATA PLL
low = PCIeX PLL

For 364 Over-clocking

33PC11 R2932 1 2 10KOhm

R2929 1 2 10KOhm

REF0 R2931 1 2 10KOhm

R2930 1 2 10KOhm

R1.2

Reserved for R1.0 Debug

BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	0	1	1
200	800	0	1	0
266	1067	0	0	0

Pegatron Title : CLK_ICS9LPR363

Pegatron BU2 HW Team 3

Engineer: Kevin1_Guo

Size

Custom

Project Name

G60VX


Date: Wednesday, April 08, 2009

Sheet

29 of 100

Rev

R1.2




For 364 No Turbo Mount R2935, R2931
R2932, R2910, R2928, R2107, R2108
Unmount R2924, R2925, R2903, R2904
R2933, R2934, D2901, R2929, R2930
R2940, R2911
If 364 Turbo Mount R2904, R2925 based
on above 200812141050

	R2903	R2904	R2925
363:VREF	1K	330	@
364:TURBO	@	10K	0
364:NO TURBO	@	@	@



For 363: Mount: R2903, R2904
R2929, R2930, R2935, R2928
Unmount: R2924, R2925, R2934, R2933
D2901, R2931, R2932, R2940, R2911
2008-11-24-16-46

T2905	1	CPU_BSEL0
T2906	1	CPU_BSEL1
T2907	1	CPU_BSEL2





G50VX R1.1 Change back
20090113

Keyboard




FPC_4P Reference P/N
12G183100402


change R3102 to 0603 short land
G60VX R2.0 costdown 20090401



CIR





Unmount U3101
R3101, C3102 For
delete CIR
20081107




change RN3401 RN3402 RN3403 RN3404
to integrated short land;
change R3409 R3410 to short land
G60VX R2.0 costdown 20090402


J3401
SIDE2
2
1
SIDE1
WT0B_CON_2P

Unmount
RX2009, RX2012, RX2014, RX2016
J3501, R3409, R3410, J3401,
20081107








Unmount
RX2009, RX2012, RX2014, RX2016
J3501, R3409, R3410, J3401,
For Modem Delete
20081107




GAIN0	GAIN1	Av (inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB





Internal Speaker Conn.



Reserved for EMI




R2.0



R2.0


unmount R3707 Q3705 R3710 R3703 C3707
change R3706 R3705 R3711 R3712 to short land
add SL3700 SL3701
G60VX R2.0 costdown 20090402




Mount R4507, R508, R4509, R4510
 U3801, R3803, C3809, R3804, CX3804, C3807, CX3805,
 R3805, R3806, CX3806, CX3807, C3808, R3807
 R3808, R3810, R3809, C3806, C3805, R3802, RX3803
 C3804, C3802, CX3803, C3801, L3801, C3803, R3801
 RX3801, RX3802, CX3801, CX3802




Unmount R3815, R3814, CX3808, RX3805
 For supporting Array Mic
 20081107

G50VX R1.1: Change VDD power to +1.5VS
 to decrease the digital noise and for
 less power consumption






Media IF	SD	MMC	MS	xD
MDIO00	SDCD#	MMCCD#	-	XDCD0#
MDIO01	-	-	MSCD#	XDCD1#
MDIO02	-	-	-	XDCE#
MDIO03	SDWP#	-	-	XDR/B#
MDIO04	SDPWR0	MMCPWR	MSPWR	XDPR
MDIO05	SDPWR1	-	-	XDWP#
MDIO06	SDLED#	MMCLEd#	MSLED#	XDLED#
MDIO07	MTEST	-	-	-
MDIO08	SDCCMD	MMCCMD	MSBS	XDWE#
MDIO09	SDCCLK	MMCCLK	MSCCLK	XDRE#
MDIO10	SDCDAT0	MMCDAT0	MSCDAT0	XDCDAT0
MDIO11	SDCDAT1	MMCDAT1	MSCDAT1	XDCDAT1
MDIO12	SDCDAT2	MMCDAT2	MSCDAT2	XDCDAT2
MDIO13	SDCDAT3	MMCDAT3	MSCDAT3	XDCDAT3
MDIO14	-	MMCDAT4	-	XDCDAT4
MDIO15	-	MMCDAT5	-	XDCDAT5
MDIO16	-	MMCDAT6	-	XDCDAT6
MDIO17	-	MMCDAT7	-	XDCDAT7
MDIO18	-	-	-	XDCLC
MDIO19	-	-	-	XDALE




PEGATRON		Title : CB_4in1 CardReader	
Pegatron BU2 HW Team 3		Engineer: Kevin1_Guo	
Size Custom	Project Name G60VX	Rev R 1.2	
Date: Wednesday, April 08, 2009		Sheet	42 of 100




Change Newcard to USB port 4
G50VX R1.1 20090108



NewCard Header



change RNX4301 to short land
change R4303 to short land
G60VX R2.0 costdown 20090402




NewCard Ejector






For NewCard Debug Card

LPC Debug Port








Mount Block A and LPC Debug Port in early stage
200811170917







delete RX4605 RX4606 RX4607
delete D4601 D4602 D4603 D4604
add D4608
change RN4601 to 4R8P
delete RN4602
G60VX R2.0 costdown 20090402



PEGATRON		Title : CRT_D-Sub	
Pegatron BU2 HW Team 3		Engineer: Kevin1_Guo	
Size	Project Name	Rev	
Custom	G60VX	R 1.2	
Date: Thursday, April 02, 2009	Sheet	46	of 100




Reserve RNX4801 RNX4802 RNX4803 RNX4804
delete RX4809 RX4810 / use short land;
delete R4801 R4802 / add RN4801
G60VX R2.0 costdown 20090402




CPU Thermal Sensor

If support DC, Mount Block A and C, Unmount Block B;
If support QC, Mount Block B and C, Unmount Block A
200811121042






G50V and M52VF Mount R5004, R5005, R5006
C5005, C5006 although only support DC,
They can be cost down if only support DC


PWM Fan




ODD




HDD




mount CE5102 C5103, unmount C5111
C5101 C5112 C5109
G60VX R2.0 costdown 20090402



mount CE5103 C5105, unmount C5113
C5104 C5114 C5110
G60VX R2.0 costdown 20090402




need Verification !
G60VX R2.0 costdown 20090402






Follow H15HV R2.1 to accommodate large current
for Intel WiFi link 5300/5100 WLAN card
G60VX R1.2 20090305


POWER CONSUMPTION:

- 1). 3V Main < 1000mA
- 2). 3V Aux < 250mA
- 3). 1.5V < 500mA






For Test




Power LED

delete R5609 R5607, add RN5609
 delete R5621
 delete R5619
 delete R5614
 delete R5617 R5616
 G60VX R2.0 costdown 20090402




Charger LED





WLAN LED

BT LED




HDD LED







Need to verification!
G60VX R2.0 costdown 20090402




DC Jack





Battery Connector








delete R6103
G60VX R2.0 costdown 20090402

















R2.0

```
Unmount J6301, C6301, C6302, L6302
RXN6301 for delete FP connector
L6303, L6301, D6301 is reserved
200811102025
```






Screw Hole A



Screw Hole B




Screw Hole C

Screw Hole F

Screw Hole H



Screw Hole I



Screw Hole J



Screw Hole K


Screw Hole L








PEGATRON		Title : OTH_LCM	
Pegatron BU2 HW Team 3		Engineer: Kevin1_Guo	
Size	Project Name		Rev
Custom	G60VX		R 1.2
Date: Thursday, March 05, 2009		Sheet	68 of 100





Cause EC will control GAME_LED#
Mount R6907 R6908, unmount
all others and Q2402 RN2402
G60VX R1.2 20090305

G50VX V1.0, Change net GAME_LED_EC# from
connecting with EC.GPA3 pin to connecting with
EC.GPA6 pin
2008-11-24-19-54





PCIEB_RXN[15:0] 11
 PCIEB_RXP[15:0] 11
 PCIEG_RXN[15:0] 11
 PCIEG_RXP[15:0] 11

delete co-lay, reserved bead for EMI,
 G60VX R2.0 20090408




Please set them near
 the MXM connector.




no change


delete R7001 R7013
 G60VX R2.0 costdown 20090402

+2.5V




2009/1/13







PEGATRON		Title : N/A	
Pegatron BU2 HW Team 3		Engineer: Kevin1_Guo	
Size	Project Name		Rev
C	G60VX		R 1.2
Date: Thursday, March 05, 2009		Sheet	65 of 100



PEGATRON		Title : N/A	
Pegatron BU2 HW Team 3		Engineer:	
Size	Project Name	Rev	
A	G60VX	R 1.2	
Date: Thursday, March 05, 2009		Sheet	87 of 100




PEGATRON			Title : N/A		
Pegatron BU2 HW Team 3			Engineer:		
Size	Project Name				Rev
A	G60VX				R 1.2
Date: Thursday, March 05, 2009			Sheet	88	of 100




PEGATRON		Title : N/A	
Pegatron BU2 HW Team 3		Engineer:	
Size	Project Name		Rev
A	G60VX		R 1.2
Date: Thursday, March 05, 2009		Sheet	89 of 100



BATTERY IN DETECT



SUSB#_PWR POWER



SUSC#_PWR POWER




<Variant Name>

PEGATRON Title :POWER_LOAD SWITCH

Engineer: *Andrew1_Liu*

Size Custom	Project Name G60Vx	Rev 1.2
Date: Wednesday, April 08, 2009		Sheet 91 of 94

POWER GOOD DETECTOR



<Variant Name>

PEGATRON		Title :POWER_PROTECT	
Size Custom		Engineer: <u>Andrew1_Liu</u>	
Date: <u>Wednesday, April 08, 2009</u>		Sheet <u>92</u> of <u>94</u>	
Project Name G60Vx		Rev 1.2	

AC_BAT_SYS ○ → AC_BAT_SYS 80,81,82,83,88
BAT ○ → BAT 88
BAT_CON ○ → BAT_CON 88

+3VA ○ → +3VA 81
+5VAO ○ → +5VAO 81,90
+5VA ○ → +5VA 81

+5VO ○ → +5VO 81,82,83,90,91
+3VO ○ → +3VO 81,91
+1.8VO ○ → +1.8VO 83
+0.9VO ○ → +0.9VO 83
+1.05VO ○ → +1.05VO 80,82
+1.5VO ○ → +1.5VO 82

+5VSUS ○ → +5VSUS 81
+3VSUS ○ → +3VSUS 81,92
+12VSUS ○ → +12VSUS 81,91


+5V ○ → +5V 91
+3V ○ → +3V 91
+12V ○ → +12V 91
+1.8V ○ → +1.8V 83

+3VS ○ → +3VS 80,91,92
+5VS ○ → +5VS 80,91
+12VS ○ → +12VS 91

+1.5VS ○ → +1.5VS 82
+0.9VS ○ → +0.9VS 82
+1.8VS ○ → +1.8VS 82


+VCCP ○ → +VCCP 82
+VCORE ○ → +VCORE 80

FOR POWER TEST




<Variant Name>

PEGATRON			Title :POWER SIGNAL
			Engineer: Andrew1_Liu
Size	Project Name	Rev	
Custom	G60Vx	1.2	
Date: Wednesday, April 08, 2009	Sheet	93	of 94



Design rating	
(10mA)	(20mA)
(10mA)	
(0.74A)	
(1.29A)	
(8.62A)	(10.783A)
(0.133A)	
(0.01A)	
(3.61A)	(7.495A)
(3.875A)	
(0.01A)	
(3.77A)	(3.77A)
(12.816A)	(12.816A)
(11.96A)	(11.96A)
(2A)	(2A)
(47A)	(47A)



PEGATRON			Title : N/A		
Pegatron BU2 HW Team 3			Engineer:		
Size	Project Name				Rev
A	G60VX				R 1.2
Date: Thursday, March 05, 2009			Sheet 95 of 100		

Rev	Date	Description
R1.0		First Release!
R1.1		

Rev	Date	Description

R1.0


Item	Before	After	Reason	Owner	Date
	R8036:10.5k	R8036 change to 8.87k	To change VCORE load line to meet Intel spec.	Eve Kuo	2008/02/25
	R8015:0805	R8015 from 0805 --> 0603	0805 is common component to use.	Eve Kuo	2008/02/25
	Q8612, R8628, R8629	De-pop Q8612, R8628, R8629	G50V support 3S battery	Eve Kuo	2008/02/25

R1.1



Item	Before	After	Reason	Owner	Date
	JP8601,JP8606	Delete JP8601,JP8606	Due to the factory's requirement, the bead and jump won't be co-lay.		

R2.0


Item	Before	After	Reason	Owner	Date




G50VX R1.1: Follow M52VF





Headphone & S/PDIF Jack



Line-in Jack




MIC In Jack



Add IO_D105, IO_D106 for ESD protection
 Change IO_C111 and IO_C110 GND to
 GND_IO from GND_ADO for layout
 G60VX R1.2 20090304

G50VX MB R1.1: change
 MIC_VREFOUT and pull high
 resistor from page98 to page36



G50VX R1.1: Follow M52VF to isolate
 the digital noise from the audio device

R1.0
R1.1

G50VX

2008/02/18	1. Change the port of SATA ODD and SATA HDD to meet design IP. (Page 51) 2. Change SMBus of the Cap-sense Touch key from SMB0 to SMB1. (Page 56) 3. Correct the signals of ESATA. (Page 66) 4. Set R3318 as mount. (Page 33) 5. Correct the signals of PCIE of WLAN. (Page 53) 6. Correct the signals of PCIE of TV Tuner and add the reset signal for PCIE TV Tuner. Set the 1.5V power rail as mount. (Page 64) 7. Unmount pull up resistors of 1394_SCL and 1394_SDA. (Page 40) 8. Add common choke on CMOS for EMI requirement. (Page 45) 9. Correct the signals of Newcard Debug Card. (Page 44) 10. Change the R1407 to 1206 size. (Page 14)
2008/02/20	11. Change EC to 8512. (Page 30) 12. Pull BAT2_IN_OC# up to fix CHARGER_LED bug. (Page 30)
2008/02/21	13. Delete the LCD_BL_DA signal which is designed for Light Sensor. (Page 45) 14. Change the R4504 to 100K to fix LCD will display white screen when system boots. (Page 45) 15. Add uP schematic to control the Game LED for FM request. (Page 69 & 24)
2008/03/05	16. Add discharge circuit for 2.5VS (Page 57) 17. Change BT and WLAN ON/OFF control method (Page 53 and 61) 18. Add ESD Protected Diode on SATA ODD and E-SATA(Page 51 and 66)
2008/03/11	19. Change PEG CLK Source on Clock Gen(Page 29)
2008/03/14	20. Change TouchPad Connector. (Page 31)
2008/03/18	21. Add 2 diodes to follow EC suggestion. (Page 22) 22. Change the IO Connector. (Page 65, 98) 23. Change Power Circuit. (Page 80-94) 24. Exchange CLK_ICHPCI and CLK_KBCPCI to follow Design IP setting. (Page 30) 25. Swap USB Ports to follow Design IP. (Page 45, 52, 64, 68,)
2008/03/19	26. Add 0OHM resistor between thermal sensor and CPU to follow Intel Design Guide. (Page 50) 27. Add a N-MOS between U4401 and PCI_WAKE# to prevent system can't enter S4 which is waked by U4401. (Page 44)
2008/03/24	28. Add +3VSUS to NewCard Power Switch. (Page 43) 29. Change the pull-up power source of SMB1 to +3VS. (Page 30)
2008/03/26	30. Change HDD Connector. (Page 51) 31. Add EMI Solution on LVDS connector. (Page 45) 32. Change the Ground of DC Jack for EMI. (Page 60) 33. Add EMI Solution on USB connector. (Page 52) 34. Add EMI Solution on HDMI connector. (Page 48) 35. Add EMI Solution on IO connector. (Page 65) 36. Add EMI Solution on HDD connector. (Page 51) 37. Add EMI Solution on T/P connector. (Page 31)
2008/05/02	38. Correct the Headphone Jack Detect schematic. (Page 98) 39. Change capacitor to MLCC. (Page 33)
2008/05/04	40. Add over-clock strapping. (Page 29)
2008/05/06	41. Reserve Finger Printer Schematic. (Page 63) 42. Add Amplifer strapping. (Page 37) 43. Remove the Capacitor of headphone. (Page 37)

2008/11/17	3. Add comment for supporting Quad Core CPU. (Page 3) 4. Reserve R0411 for support Quad Core, Add BOM option for DC/QC. (Page 4) 5. Add comment for DC/QC. (Page 5) 10. Add comment for DC/QC. (Page 10) 20. Add comment for delete Modem function. (Page 20) 21. Add comment for BOM option. (Page 21) 29. Add comment for CLK Gen BOM option. (Page 29) 30. Change: add Keyboard_LED conntrol signal. (Page 30) 31. Add keyboard LED Power connector, Add comment for delete CIR BOM option (31) 34. Add BOM option for delete RJ11 (34) 35. Add BOM option for delete Modem function (35) 36. Add BOM option for ALC662 and ALC663 co-lay (36) 38. Add BOM option for supporting Array MIC (38) 44. Add BOM option for supporting Debug Connector (44) 45. Add BOM option for supporting Array MIC (45) 50. Add BOM option for Thermal Sensor for QC and DC (50) 63. Add BOM option for deleting FP function. (63) 68. Add BOM option for deleting OLED connector. (68) 69. Co-using of EC.GPA3 pin, for G50V reserved for controlling GAME_LED#. (69)
2008/11/24	31. Change J3103 Pin5, 6 GND name from GND_POWER to GND. (31) 30. Change net GAME_LED_EC# from connecting with EC.GPA3 to EC.GPA6.(30) 68. Delete all the content of page 68: OLED Connector.(68)
2008/11/25	21.Add TP to USBP9N/P.(21) 45.Add F4502 to protect the M/B from demaging by AC_BAT_SYS_INV short to GND; Change C4513 from 0.1UF/16V to 0.1UF/25V.(45) 2008-11-25-21-06
2008/11/26	14.Change C1447 from 0805 to 0603 to satisfy the mechanical height constrain.(14)
2008/12/31 2009/1/2	80.Change power solution, related page is 80-84, 86, 90-94 60.Replace D6002,D6003,D6004 with integrated D6002 for improving the rise time 70.Reserve R7007 for AMD M96 VGA card 33.Add R3323 to reduce the LAN power consumption ? 36.Change MIC_VREFOUT and 4.7k ohm pull high resistor from page98 to page36, related page is 98, 65, 36
2009/1/4	98.isolate the GND_AUDIO and GND_IO 23.Follow Intel DG R2.2, change C2301 from 0.1UF/16V X7R-->1UF/10V X5R 38.change the DSP VDD power to +1.5VS for better immunity of noise and less power 31.change the keyboard connector pin define for chocolate keyboard
2009/1/8	21.Swap USB port 4 and 8, Camera use port 8, newcard use port 4, to decrease the EMI of camera when USB HDD is also used
2009/1/13	80.power team update the schematic 31.Keyboard signal swap for capacitor layout 30.Change EC pin GPH3/ID3 from BAT_LEARN to T3011, delete BAT_LEARN signal 80,81,84. Add net CLK_EN#; Change U8101 symbol; Add R8404 31.Keyboard connector signal change back

G60VX R1.2

2009/03/05	Page 23: R2319, R2320 change to 100 ohm (Follow Intel DG R2.2) Page 32: Reserve Force_off# connect to EC_RST# page 41/42: Reserve 10pf capacitor for SD card CLK for EMI Page 43: Add MOS to prevent the leakage current from +3VSUS (U4301 pin 17) to BUF_PLT_RST# page 45: Reserve 33pf capacitor for PWR_LED#, GAME_LED# for EMI Page 45: Change R4501, mount C4503 to tune the falling time of +3VS_LCD Page 46: Follow M52V to change the schematic of RGB to tune the rise/fall time Page 46: Add schematic to protect the HSYNC/VSYNC from pulling low by CRT connector for M52VP Page 48: Reserve schematic for G50VX HDMI HPD signal level shift Page 48: Reserve pull high resistor and decoupling capacitor for TMDS signals Page 53: change WLAN pin 39,41 from NC to 3.3V power for full support Intel WiFi Link Page 69: Change GAME_LED# control from PIC MCU to EC Page 70: Reserve bead for MXM card for EMI Page 81: Reserve D8107 to prevent leakage from +3V, +3VS to +3VSUS and ENBL when VSUS_ON accidentally pulled low Page 98: Reserve VPORT (varistor) on signal HP1_IN#_IO and JACK_IN#_IO for ESD protection
------------	--