


N50A/N51A Montevina Block Diagram



N50A Schematic Index


Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR II SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9LPR363CGLF-T
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	Realtek RTL8111C
34	RJ45 + RJ11
35	MDC
36	ALC663 Codec
37	AUDIO_ G1431 & HP
38	MICROPHONE & Array MIC
39	FM2010 DSP
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON
44	Debug
45	LVDS & INVERTER CONNECTOR
46	CRT
48	HDMI
50	THER SENSOR & FAN
51	HDD & CDR0M
52	USB Port x 3
53	MINICARD(Ebron/Robson/3G/TV)
54	PORT Docking
55	Super I/O & FIR
56	LED/TP/SW
57	DISCHARGE
58	UMB
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM
63	Finger Print
65	MDC NUT & Hinksink NUT
66	E-SATA
68	XDP
70-77	VGA (nVidia NB9P-GE)
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.5V & 1.05VM
83	POWER_I/O_DDR & VTT
84	NONE
85	POWER_VGA_VCORE & 1.1V0
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART


INT PU*: PU or PD in special time

ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PMSYNC#(Programmed as GPIO)	+3VS
GPIO 01	GPI	DOCKING_DET# EXT PU	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#EXT PU	+5VS
GPIO 06	GPI	- EXT PU	+3VS
GPIO 07	GPI	- EXT PU	+3VS
GPIO 08	GPI	EXT_SMI# EXT PU	+3VSUS
GPIO 09	Native	WOL_EN	+3VSUS
GPIO 10	GPI	RTLAN_DSM# EXT PU	+3VSUS
GPIO 11	Native	EXT_SCI#(Programmed as GPI	+3VSUS
GPIO 12	GPO	-	+3VSUS
GPIO 13	GPI	CB_SD#(Programmed as GPO)	+3VSUS
GPIO 14	GPI	AC_PRESENT EXT PD	+3VSUS
GPIO 15	Native	STP_PCI#	+3VSUS
GPIO 16	Native	PM DPRSLPVR INT PD*	+3VS
GPIO 17	GPI	WLAN_LED(Programmed as GPO	+3VS
GPIO 18	GPO	-	+3VS
GPIO 19	GPI	- EXT PU	+3VS
GPIO 20	GPO	- INT PD*	+3VS
GPIO 21	GPI	- EXT PU	+3VS
GPIO 22	GPI	BT_DET# EXT PU	+3VS
GPIO 23	Native	ICH_LDRQ1# INT PU	+3VS
GPIO 24	GPO	WLAN_ON	+3VSUS
GPIO 25	Native	STP_CPU#	+3VSUS
GPIO 26	Native	PM_S4_STATE#	+3VSUS
GPIO 27	GPO	BT_ON	+3VSUS
GPIO 28	GPO	BT_LED	+3VSUS
GPIO 29	Native	NEWCARD_OC#	+3VSUS
GPIO 30	Native	USB_OC3467#	+3VSUS
GPIO 31	Native	USB_OC3467#	+3VSUS
GPIO 32	GPO	PM_CLKRUN#	+3VS
GPIO 33	GPO	- INT PU*	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	-	+3VS
GPIO 36	GPI	- EXT PU	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC01#	+3VSUS
GPIO 41	Native	USB_OC2#	+3VSUS
GPIO 42	Native	USB_OC3467#	+3VSUS
GPIO 43	Native	USB_OC3467#	+3VSUS
GPIO 44	Native	CLK_DEC#	+3VSUS
GPIO 45	Native	CLK_ACC	+3VSUS
GPIO 46	Native	WLAN_ON	+3VSUS
GPIO 47	Native	UNDocking#	+3VSUS
GPIO 48	GPI	EMAIL_LED# EXT PU	+3VS
GPIO 49	GPO	GPU_RST# INT PU*	+3VS
GPIO 50	Native	PCI_REQ#1	+5VS
GPIO 51	Native	PCI_GNT#1 INT PU*	+3VS
GPIO 52	Native	PCI_REQ#2	+5VS
GPIO 53	Native	PCI_GNT#2 INT PU*	+3VS
GPIO 54	Native	PCI_REQ#3	+5VS
GPIO 55	Native	PCI_GNT#3 INT PU*	+3VS
GPIO 56	GPI	- EXT PU	+3VSUS
GPIO 57	GPI	- EXT PU	+3VSUS
GPIO 58	GPI	SPI_CS#1 INT PU*	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	Native	RTLAN_DSM_EN	+3VSUS

EC GPIO	Use As	Signal Name	Power
GPA0	GP0	PWR_LED_UP#	
GPA1	GP0	CHG_LED_UP#	
GPA2	GP0	BATSEL_3S#	
GPA3	-	-	
GPA4	GP0	LCD_BL_PWM	
GPA5	GP0	FAN0_PWM	
GPA6	GP0	BAT1_CNT1#	
GPA7	GP0	BAT2_CNT1#	
GPB0	GP0	CHG_EN#	
GPB1	GP0	PRECHG	
GPB2	GPI	DISTP#	
GPB3	ALT	SMB0_CLK	
GPB4	ALT	SMB0_DAT	
GPB5	OD	A20GATE	
GPB6	OD	RCIN#	
GPB7	GP0	PM_RSMRST#	
GPC0	GPI	MARATHON#	
GPC1	ALT	SMB1_CLK	
GPC2	ALT	SMB1_DAT	
GPC3	GP0	PM_PWRBTN#	
GPC4	ALT	AC_IN_OC#	
GPC5	GP0	OP_SD#	
GPC6	ALT	BAT1_IN_OC#	
GPC7	GP0	3G_ON#	
GPD0	GPI	PWRLIMIT#	
GPD1	ALT	PM_S4_STATE#	
GPD2	ALT	BUF_PLT_RST#	
GPD3	OD	EXT_SCI#	
GPD4	OD	EXT_SMI#	
GPD5	GP0	LCD_BACKOFF#	
GPD6	ALT	FAN0_TACH	
GPD7	GPI	COLOREN#	
GPE0	GP0	VSUS_ON	
GPE1	GP0	SUSC_EC#	
GPE2	GP0	SUSB_EC1#	
GPE3	GP0	CPU_VRON	
GPE4	ALT	PWR_SW#	
GPE5	ALT	BAT2_IN_OC#	
GPE6	GPI	LID_SW#	
GPE7	GP0	PM_THERM#	
GPF0	GPI	BLUETOOTH#	
GPF1	GPI	WIRELESS#	
GPF2	ALT	PS2_CLK_5S_PD	
GPF3	ALT	PS2_DATA_5S_PD	
GPF4	ALT	TP_CLK	
GPF5	ALT	TP_DAT	
GPF6	GP0	THRO_CPU	
GPF7	GP0	PS_SHDN#	
GPG0	GPI	INSTANT_ON#	
GPG1	ALT	PM_SUSB#	
GPG2	GP0	BAT1_CNT2#	
-	-	-	
-	-	-	


[illegible]





+VCCP Decoupling Capacitor (Place near CPU)


因為CE0501與ME干涉, CE0501要移遠一點, 而預留CE0502在原本CE0501位置



Decoupling guide from Intel

VCCP	22uF/10V	10uF	* 32pcs
	330uF/2V		* 6pcs
VCCP	0.1uF		* 6pcs
	150uF		* 1pcs ?
	10uF		* 1pcs ?

+VCCP Mid-Frequency Capacitor
Intel: 22uF *32
F3S: 10uF *16
A7S: 10uF *1011/17
V1V: ?
+VCCP Decoupling Capacitor
Intel: 270uF *1, 0.1uF *6
F3S: 100uF *1, 0.1uF *4
V1V: ?





Thermal Trip signal (From CPU to ICH-9M and sequence)
Thermal trip control circuit

5					4					3					2					1				
D																								
C																								
B																								
A																								


<

			Title :		
ASUSTeK COMPUTER INC. NB1			Engineer: <i>yun-feng_yan</i>		
Size	Project Name				Rev
A	N50A/N51A				1.0
Date: <i>Thursday, July 24, 2008</i>			Sheet <i>6</i> of <i>79</i>		


REV Type



STD Type






M_B_DQ[63:0] 13









SDVO_CTRL_DATA : SDVO/iHDMI/DP Interface Present

0 = SDVO/iHDMI/DP Disabled



1 = SDVO/iHDMI/DP Enabled






DDPC_CTRL_DATA : SDVO/iHDMI/DP Device Present


0 = No SDVO/iHDMI/DP (D)



1 = SDVO/iHDMI/DP Present











5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1




Title :


Engineer: <OrgAddr1>


Size	Project Name	Rev
A	N50A/N51A	1.0

Date: Thursday, July 24, 2008Sheet 17 of 79

R1.1_(11)












ICH9-M




EC-IT8752

**Do not support iAMT
Remove ME-EC smbus**



Master	Slave
SCL_3A SDA_3A (ICH9M)	A. SMB_CLK_S → SO-DIMM0; SO-DIMM1; Debug; WLAN Card B. SMB_CLK_M → CLK Generator SMB_DAT_S SMB_DAT_M
SMB0_CLK SMB0_DAT (EC)	BATTERY
SMB1_CLK SMB1_DAT (EC)	Thermal Sensor



FOR iTPM
8Mb 05G00120A010

ASUS®		Title : SPI ROM	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Wednesday, August 06, 2008		Sheet 25 of 79	

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet	26 of 79

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet	27 of 79

5	4	3	2	1
D				D
C				C
B				B
A				A

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	N50A/N51A		1.0
Date: Thursday, July 24, 2008		Sheet	28 of 79




For Battery

Note: When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.



In Page 60

For Switch

PWR SWITCH




LID SWITCH








For Thermal Control Method


11/20 Remove redundant components



Touchpad Connector




12G09103004P






Keyboard Connector


F7/N1 Keyboard









11/02













12G142111083







PC BEEP





Input impedance: 64K ohm(Typical)




12/07 ALC663 CHARGE PUMP




MUTE CONTROL



SPEAKER AMP




HP & SPDIF CONN




GAIN0	GAIN1	Av (1nv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

AMP POWER





JACK_IN#	LINE2_JD_D	Mode
0	1	SPDIF_CON
0	0	HEADPHONE, SPDIF_HDMI
1	1	SPDIF_HDMI

SPEAKER CONNECTOR(2W)



JACK GND




VCC_SPDIF	Mode
0	HEADPHONE
1	SPDIF_CON
0	SPDIF_HDMI

ASUS® Title : AUDIO AMP


ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size Custom	Project Name N50A/N51A		Rev 1.0
Date: Wednesday, August 06, 2008	Sheet	37	of 79


EXTERNAL MICROPHONE











	5	4	3	2	1
D					D
C					C
B					B
A					A

		Title : DSP	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet	39 of 79













1st source:06G030091010





!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V





NewCard Ejecter






3.0V~3.6V
 Ave= 200mA
 Max= 275 mA




3.0V~3.6V
 Ave= 1000mA
 Max= 1300 mA



1.35V~1.65V
 Ave= 500 mA
 Max= 650 mA




Block A




For PCMCIA Debug Card





If support NewCard Debug Card,
Pls don't mount all components.






LCD Backlight Control






Inverter Interface/Speaker CONN.



R1.1_(59) change for EMI request




LCD LVDS Interface




5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


		Title : DVI	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet	47 of 79




- 12 TMDSB_CLKN
- 12 TMDSB_CLKP
- 12 TMDSB_DATA0N
- 12 TMDSB_DATA0P
- 12 TMDSB_DATA1N
- 12 TMDSB_DATA1P
- 12 TMDSB_DATA2N
- 12 TMDSB_DATA2P










NOTE: If using Parade PS8101 Level Shifter, pin 4 pin 3 Recommended Equalization[PC1,PC0]=01, 4dB



DDCBUF_EN = 0:DDC Passive Switch (D)




DDCBUF_EN = 1:DDC Active Buffer , R5713,R5717 change to 1.5kohm




Solution1

pull up resistor change to 100ohm




Solution2

for 1.5V HDA





ASUS		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Custom	N50A/N51A	1.0	
Date: Friday, August 01, 2008		Sheet	49 of 79

DC FAN Control





SATA HDD


12G15200022E






ODD




1st:12G151000132
2nd:12G15100013U



07/16 CE5203 Place under connector






5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		Title : Port Docking	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet	54 of 79


	A	B	C	D	E
1					
2					
3					
4					
5					

		Title : Super I/O & FIR	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	N50A/N51A		1.0
Date: Thursday, July 24, 2008		Sheet	55 of 79


For Power LED




For Battery LED




For BT LED




For Number Lock




For Ionizer




For WireLess LED





LEDs for testing




For Caps. Lock




For SATA/IDE LED



SHUT_DOWN#









5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	N50A/N51A		1.0
Date: Thursday, July 24, 2008		Sheet	59 of 79


DC IN



BAT IN




Without Battery & Pull out Adapter



[illegible]

For TPM module




R6201. Reserved for test


Pin 6: +3VA
Pin 13: SMB_CLK
Pin 14: SMB_DAT
But R1F removes these three pins to reduce pin number!

R1.10 04/08 Item1 level shift



Cap Sensor 12G182400702



R1.10 04/08 Item2 Ion Power control schematic





R1.11 04/10 EMI






R2.0 06/18 reserve for EMI


固定孔




FOR SCREW HOLE




FOR TPM (BOT) 13GN7510M270 FOR MDC (TOP)




FOR CPU



13G021029050
FOR 3G (BOT)




FOR ROBSON (BOT)




FOR WLAN (BOT)

13G021043050
FOR UWB (BOT)














FAN NUT



MINI PCI-E CON

12G15110007M







Rev	Date	Description
1.0	2007-07-28	Add R4835 、 C4835 、 R2323
	2007/11/22	

Rev	Date	Description

A/D_DOCK_IN

MB39A132+
AP4800+AP4800

BAT

SWITCH
(TCP8107)

AC_BAT_SYS

BATSEL_2P#; PRECHG
CHG_EN#; BAT_LEARN
BATSEL_3S#

CHG_PDL

CHG_PDS

TPC8107*2

AC_BAT_SYS

AC_BAT_SYS

ADP3208+
RJK0355*2+RJK0355*2
two phases

VCORE

RT8202

H: AP4800*1
L: RJK0355*1

+1.8V (7.28A/2.03A)

RT9173

+0.9VS (1.0A)

SUSC#_PWR

RT8202

H: AP4800*1
L: AP4800*1

+1.5VS (3A/1.29A)


SUSB#_PWR


+3VA

RT8205*1/2

H: AP4800*1
L: AP4800*1


+3VSUS (3.54A/1.28A)







1.8V_OV0	1.8V_OV1	+1.8V
0	0	1.66
0	1	1.734
1	0	1.8
1	1	1.874

SUSB#_PWR POWER



SUSC#_PWR POWER



<Variant Name>

ASUS		Title :Power_Load_Switch	
ASUSTeK COMPUTER INC		Engineer: limy_li	
Size	Project Name	Rev	
Custom	N50A/N51A	1.0	
Date: Tuesday, August 05, 2008		Sheet 75 of 79	

POWER GOOD DETECTOR

