



[illegible][illegible]

N50Tr Puma Block Diagram



1.5A




SOCKET638

Change P/N to 126011306380


071113

Do not cross plane.





Place close to socket



* If VLDT is connected only on one side,
one 4.7uF cap should be added to
the island side




place close to PROCESSOR within 1.5 inch










Decoupling between Processor and DIMMs, Place close to Porcessor as possible




place close to socket






		Title : DDR2 SO-DIMM0	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size Custom	Project Name N50Tr/Ta		Rev 1.00
Date: Thursday, September 25, 2008	Sheet	7	of 93

Figure 1 is a schematic diagram of a 16-channel 470nm LED array. The diagram shows 16 channels, each consisting of a 470nm LED and a current source. The channels are labeled MEM_MA_CKE1 through MEM_MA_ADD10. The current sources are labeled C0901 through C0915. The current values are 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V, 0.1uF16V. The current sources are connected to the LEDs through a 0.3A current source.

[illegible]



PCI-E:
0-3 HDMI@ RS780M
4-7 NC
8-15 VGA8x

Refer to RS780M datasheet Table 3-10

U1001B

PART 2 OF 6

Caps on VGA card

PCIEB_RXN[0..15] 71
PCIEB_RXP[0..15] 71

PCIE I/F GFX


PCIE I/F GPP

PCIE I/F SB

RS780MN




71 PCIEG_RXN[0..15]




71 PCIEG_RXP[0..15]


53 PCIE_RXP0_TV
53 PCIE_RXN0_TV
33 PCIE_RXP1_LAN
33 PCIE_RXN1_LAN
53 PCIE_RXP3_WLAN
53 PCIE_RXN3_WLAN
43 PCIE_RXP2_NEWCARD
43 PCIE_RXN2_NEWCARD




0427:change wlan and newcard lane



PCIE_TXP0_TV 53
PCIE_TXN0_TV 53
PCIE_TXP1_LAN 33
PCIE_TXN1_LAN 33
PCIE_TXP3_WLAN 53
PCIE_TXN3_WLAN 53
PCIE_TXP2_NEWCARD 43
PCIE_TXN2_NEWCARD 43



PCIE_NB_SB_TXP0 20
PCIE_NB_SB_TXN0 20
PCIE_NB_SB_TXP1 20
PCIE_NB_SB_TXN1 20
PCIE_NB_SB_TXP2 20
PCIE_NB_SB_TXN2 20
PCIE_NB_SB_TXP3 20
PCIE_NB_SB_TXN3 20



NB_PWRGD IN	1.8V IN
ALLOW_LDTSTOP OUT(default)/IN	OC/1.8V IN
LDT_STOP# IN(default)/IN	3.3V IN/OC

2008.03.03
add R1208 R1204 R1205
R1203 1400m for RS780 A13

70 CRT_RED_GM
70 CRT_GREEN_GM
70 CRT_BLUE_GM

1400m 2 1%
1500m 2 1%
1500m 2 1%

13.70 CRT_HSYNC_GM
13.70 CRT_VSYNC_GM
70 NB_DACSCL

150R termination < 1 inch trace

RS780 POWERGOOD
is 1.8VS rail

OSC_14M_NB
1.1V 158R/90.9R

20080716 HDMI Power DDC???

PU@ conn side.

2008/0805 Remove HDMI DDC

STRP_DATA	0	1
VCC_NB	1.0V	1.1V

0104 ADD

5.20 CPU_LDT_STOP#

5.20 NB_ALLOW_LDTSTOP


20080716 Remove the STRP_DATA Solution

PART 3 OF 6

CRT/TVOUT

FM PLL PWR
LVTM

MIS.




2008.08.04
the U and L of LVDS exchange

change backlight enable
pin from LVDS_ENA_BL to
LVDS_BLOW

?? for external graphic

R1.11 080319
Change the NB Part number to RS780 (A13)



DFT_GPI01: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
RS780:SUS_STAT

STRAP_DEBUG_BUS_PCIE_ENABLE

Enables the Test Debug Bus using PCIE bus:

1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

RS780: configurable thru register setting only

RS740/RS780: Enables Side port memory


RS780:HSYNC#


Selects if Memory SIDE PORT is available or not

1 = Memory Side port Not available

0 = Memory Side port available

Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]







Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *<OrgAddr1>*

Size

A

Project Name

N50Tr/TA

Rev

1.00

Date: Thursday, September 25, 2008

Sheet 15 of 93

5	4	3	2	1
D				D
C				C
B				B
A				A


		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet 16 of 93	


5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
A	N50Tr/TA		1.00
Date: Thursday, September 25, 2008		Sheet 17 of 93	












5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet 18 of 93	






USB 0	USB Conn
USB 1	USB Conn
USB 2	USB Conn
USB 3	TV tuner
USB 4	Camera
USB 5	Newcard
USB 6	WLAN conn.
USB 7	NC
USB 8	NC
USB 9	NC
USB 10	NC
USB 11	NC
USB 12	Bluetooth
USB 13	Finger Printer



NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLKDEBUG	LPC_CLKEC	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	H,H = Reserved H,L = SPI ROM L,H = LPC ROM (Default) L,L = FWH ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT		

WITH A12 SB700, STRAP PIN FOR MEM BOOT AND EC ENABLE SWAPED.
I.E. LPC_CLK0 FOR EC ENABLE, AZ_RST# FOR MEM BOOT ENABLE.

5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet 25 of 93	

5	4	3	2	1
D				D
C				C
B				B
A				A


		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet 26	of 93

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
A	N50Tr/TA		1.00
Date: Thursday, September 25, 2008		Sheet	27 of 93






5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet	28 of 93






SEL_27	0	100 MHz differential Spread SRC clock
	1	27MHz 3.3V 27MHz spread clock

SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock



Change RNX3001 from 47 ohm to 0 ohm .The RNX3001 with modification of RN4401 is used to fix the LAD and SERIRQ signals coupling issue. However, the LPC debug board EEROM over-write function is not support now.




For Battery

Note: When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.



In Page 60

For Switch

PWR
SWITCH



LID
SWITCH




Note:
LID_SW# is easy to cause high voltage damage when
plugging inverter board connector to M/B with AC present.
Need to add bidirectional diode to protect this pin.


For Thermal Control Method

R2.0 080325

Unmount Thermal_trip component
D3106,R3105,R3106,Q3101, and Q3102, for cost down



R1.1




080121 Q3103 & Q3104 pin2 and pin3 Reverse

080123 Reserve for SB700 interface




Touchpad Connector




Keyboard Connector


F7/N1 Keyboard






11/02










2nd source:09G051059055 GST5009 LF



Colay FOR EMI




12G142111083


R2.0 06/11 remove MDC

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	N50Tr/TA		1.00
Date: Thursday, September 25, 2008		Sheet 35 of 93	


Audio Power

$$= 1.25 * (1 + 100K/34.8K) = 4.84$$




7 For ALC663 power-on sequence




12/07 ALC663 CHARGE PUMP



MUTE CONTROL




SPEAKER AMP





GAIN0	GAIN1	Av(inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

HP & SPDIF CONN




AMP POWER





JACK_IN#	LINE2_JD_D	Mode
0	1	SPDIF_CON
0	0	HEADPHONE, SPDIF_HDMI
1	1	SPDIF_HDMI

JACK GND




SPEAKER CONNECTOR(2W)




VCC_SPDIF	Mode
0	HEADPHONE
1	SPDIF_CON
0	SPDIF_HDMI


EXTERNAL MICROPHONE










5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet 39 of 93	











!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V

NewCard Header



12G161300261

NewCard Ejecter





12G21C102604



2008/08/12 Remove Q4302 for REFCLK_EN

2008/07/28 ????



1st source:06G030091010
2008/08/12 Change +3V to +3VSUS





3.0V~3.6V
Ave= 200mA
Max= 275 mA




3.0V~3.6V
Ave= 1000mA
Max= 1300 mA



1.35V~1.65V
Ave= 500 mA
Max= 650 mA




Block A






For PCMCIA Debug Card

**If support NewCard Debug Card,
Pls don't mount all components.**




LCD Backlight Control

LCD Power






LCD LVDS Interface


R2.0 06/09 12G171010405




INVERTER
Interface/Speaker CONN.



```
delete sim card function 20080804
```







PLACE ESD Diodes near VGA port



5	4	3	2	1
D				D
C				C
B				B
A				A


		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet	47 of 93



5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet 49 of 93	


Thermal Sensor




29,30,62,77 SMB1_CLK
29,30,62,77 SMB1_DAT

1st source: 06G023096010
2nd source: 06G023026012



TEMP.SENSOR G780P11U SOP-8 GMT
TEMP SENSOR MAX6657YMS+ SOP-8 MAXIM





DC FAN Control













12G15200022E





ODD





12G131060048




5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet 54 of 93	


	A	B	C	D	E
1					
2					
3					
4					
5					

			Title : BLANK		
ASUSTeK COMPUTER INC			Engineer:		
Size	Project Name			Rev	
A	N50Tr/TA			1.00	
Date: Thursday, September 25, 2008		Sheet 55 of 93			


For Power LED




For Battery LED




For BT LED




For Number Lock



For Ionizer




For WireLess LED




2008/07/30 Remove 3G Function

LEDs for testing





2008/07/29 Remove 3G LED


For Caps. Lock




For SATA/IDE LED



SHUT_DOWN#









5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet 59 of 93	


DC IN




BAT IN




Without Battery & Pull out Adapter




For bluetooth




For side SW



For TPM module




2008/0805 Add 6202 and Q6204 for LPC_FRAME# Leak Current from TPM






Cap Sensor 12G182400702

03/21 Cap sensor








03/30 ION power connector






R2.0 06/18 reserve for EMI

固定孔











5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name N50Tr/TA		Rev 1.00
Date: Thursday, September 25, 2008		Sheet	67 of 93


N50Vm Revision History

Rev	Date	Description
1.0	2008/7/24	Swap DDR0/DD1 DATA Signal
1.0	2008/8/03	ADD R5105 for SATA_LED#
1.0	2008/8/03	86_Power_GOOD_DETECTOR → Change +VCC_NB_PWRGD Signal
1.0	2008/8/03	Add U1203.. For AMD PowerGood Glitch
1.0	2008/8/03	Remove R0901,R903,R907
1.0	2008/8/03	Add R3619 for PM_SUSB#
1.0	2008/8/04	1, To support Express Card at E/R,mount Block A except RN4401 & R4403. 2, Unmount C4523 3, Unmount D5009 & 5010 4, Remove L5205,L5206,L5207 and mount RNX5201,RNX5202,RNX5203. 5, Remove CE5203 6, Remove Sim Card:unmount RN5304,R5340,J4503,C4527,C4528,C4529,C4519 7, Mount LED for Test:LED5608,LED5610,R5610,R5611 8, Mount Switch for E/R:SW5601,SW5602,SW5607,SW5605,SW5604 and R5614,C5601
1.0	2008/8/04	Page 70 ADD Q7009,Q7010 FOR leak Current Remove Co-Lay 0 OHM
1.0	2008/8/04	Page 12 the U and L of LVDS exchange
1.0	2008/8/05	Page 80 Add PJP8009 for AC_BAT_SYS_INV
1.0	2008/8/05	Page 70 Exchange LCD_BACKEN and LCD_VDD_EN
1.0	2008/8/05	Page20 Add C2024 for NB_RST# Glitch
1.0	2008/8/05	Page 62 Add 6202 and Q6204 for LPC_FRAME Leak Current from TPM
1.0	2008/8/05	Page 62 Add R6204 for SUS_CLK_TPM
1.0	2008/8/05	Page 72 Add R7253 and R7254
1.0	2008/8/07	Page 70 Add R7039,R7040,R7041,R7042
1.0	2008/8/07	Page 46 Remove U4601/U4602
1.0	2008/8/07	Page 46 Add JP2101 for Warm Reset
1.0	2008/8/07	Page 21 Remove R2144,R2143
1.0	2008/8/11	Page 73,76 PCIE_VDDR Change to PCIE_VDDR_G
1.0	2008/8/11	Page61 Add R6104 for BT_DET#
1.0	2008/8/11	Page30 Add T3010,T3011
1.0	2008/8/11	Page70 Remove RN7009,RN7010,RN7011,RN7012,R7034,R7036
1.0	2008/8/11	Page 77Add R7732/R7731/R7730/R7729/R7735/R7734/R7733/R7728
1.0	2008/8/11	Page 76 Add RN4805 for DVI_DDC_DAT/DVI_DDC_CLK Pull up
1.0	2008/8/11	Page13 Remove C1307/L1301/C1308/L1302


Rev	Date	Description
1.0	2008/8/12	Page70 AMD Review Add Q7011,Q7012,Q7013,Q7014
1.0	2008/8/12	Page53 Remove Q5309
1.0	2008/8/12	Page45 Add Q4505 and Q4506 for Power Save
1.0	2008/8/12	Page51 Add Q5101 and Q5102 for Power Save
1.0	2008/8/12	Page53 Add Q6300 and Q6301 for Power Save
1.0	2008/8/17	Page72 Add Q7202 Remove D7201




PE_GPIO2 :
L: B1 Internal VGA
H: B2 External VGA



2008/08/11 Remove RN7009, RN7010, RN7011, RN7012, R7034, R7036




2008/08/04 ADD Q7009, Q7010 FOR Leak Current
Remove Co-Lay 8 OHM



















20080724 ADD VSYNC/HSYNC

11 PCIEG_RXP[0..15]
11 PCIEG_RXN[0..15]





MEMORY INTERFACE A








A MD0	C37	DQA_0
A MD1	C38	DQA_1
A MD2	A35	DQA_2
A MD3	E34	DQA_3
A MD4	C39	DQA_4
A MD5	D33	DQA_5
A MD6	F32	DQA_6
A MD7	D34	DQA_7
A MD8	D31	DQA_8
A MD9	F30	DQA_9
A MD10	C30	DQA_10
A MD11	C31	DQA_11
A MD12	F28	DQA_12
A MD13	C28	DQA_13
A MD14	A28	DQA_14
A MD15	E28	DQA_15
A MD16	D27	DQA_16
A MD17	F26	DQA_17
A MD18	C26	DQA_18
A MD19	A26	DQA_19
A MD20	F24	DQA_20
A MD21	C24	DQA_21
A MD22	A24	DQA_22
A MD23	E24	DQA_23
A MD24	C22	DQA_24
A MD25	A22	DQA_25
A MD26	F22	DQA_26
A MD27	D21	DQA_27
A MD28	A20	DQA_28
A MD29	F20	DQA_29
A MD30	D18	DQA_30
A MD31	E18	DQA_31
A MD32	C18	DQA_32
A MD33	A18	DQA_33
A MD34	F18	DQA_34
A MD35	D17	DQA_35
A MD36	A16	DQA_36
A MD37	F16	DQA_37
A MD38	E14	DQA_38
A MD39	C14	DQA_39
A MD40	A14	DQA_40
A MD41	F14	DQA_41
A MD42	D13	DQA_42
A MD43	E12	DQA_43
A MD44	C11	DQA_44
A MD45	A11	DQA_45
A MD46	F10	DQA_46
A MD47	D09	DQA_47
A MD48	A09	DQA_48
A MD49	F09	DQA_49
A MD50	E08	DQA_50
A MD51	C08	DQA_51
A MD52	A08	DQA_52
A MD53	F08	DQA_53
A MD54	D07	DQA_54
A MD55	E07	DQA_55
A MD56	C07	DQA_56
A MD57	A07	DQA_57
A MD58	F07	DQA_58
A MD59	D06	DQA_59
A MD60	E06	DQA_60
A MD61	C06	DQA_61
A MD62	A06	DQA_62
A MD63	F06	DQA_63



For M92 use Channal B only




Termination for 350MHz above 94.12.18



OPTION STRAPS

M96/M92M Straps


STRAPS	PIN	DESCRIPTION	ASIC DEFAULT	RECOMMEND
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing This setting can only be used if the PCIe bus design meets the "Low Loss Interconnect" requirements.	0 (internal pull-down)	
TX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled MXM and add-in boards	0 (internal pull-down)	
STRAP_BIF_CLK_PM_EN	GPIO8	Enable CLKREQ# Power Management 0 ----Disable 1-----Enable	0 (internal pull-down)	
BIF_GEN2_EN_A	GPIO2	1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on 0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on	0	
Reserved	H2SYNC	ATI internal use only . Other logic must not affect this signal during RESET Recommended to 0	0 (internal pull-down)	0 Do not populate. Provide pad with option to pull to 3.3 V (VDDR3).
Reserved	GPIO_21_BB_EN_GENERICC	Internal use only. INTERNALPULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected, however, if it is connected to additional logic on the board, the logic must not allow this signal to be driven or pulled to any value except GND at reset.	0 (internal pull-down)	0 Do not populate. Provide pad with option to pull to 3.3 V (VDDR3).
VIP_DEVICE_STRAP_EN	V2SYNC	0 - Ignore VIP device straps 1 - Use VIP device straps	0 (internal pull-down)	
VGA_DIS	GPIO_9_ROMSI	0 - VGA Controller capacity enabled 1 - The device will not be recognized as the system's VGA controller	0 (internal pull-down)	
BIOS_ROM_EN	GPIO22_ROMCSB	Enable external BIOS ROM device 0-Disable external BIOS ROM device 1-Enable external BIOS ROM device	0	
ROMIDCFG(3:0)	GPIO(9,13:11)	If BIOS_ROM_EN=1,then Config[3:0]defines the ROM type. If BIOS_ROM_EN=0,then Config[2:0]defines the primary memoru aperture size. 128MB-->x000 32MB-->x011 2GB-->x110 256MB-->x001 512MB-->x100 4GB-->x111 64MB-->x010 1GB-->x101	0000 (internal pull-down)	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0]: 00 - No audio function; 01 - Audio for DisplayPort and HDMI if adapter is detected; 10 - Audio for DisplayPort only; 11 - Audio for both DisplayPort and HDMI.	0 (internal pull-down) 0 (internal pull-down)	Design dependent.





2008/08/11 Add R7732/R7731/R7730/R7729/R7735/R7734/R7733/R7728



Memory ID Board Straps

Vendor	DVDPDATA(3,2,1,0)	ID	DDR2 Memory Type	Channel Size
Infineon (Qimonda)	0000	0	32M*16 (256M)	A channel
	0001	1	32M*16 (512M)	2-AB channel
	0010	2	64M*16 (512M)	A channel
	0011	3	64M*16 (1G)	2-AB channel
	0100	4	16M*16 (128M)	A channel
Samsung	0101	5	16M*16 (256M)	2-AB channel
	0110	6	32M*16 (256M)	A channel
	0111	7	32M*16 (512M)	2-AB channel
	1000	8	32M*16 (256M)	A channel
	1001	9	32M*16 (512M)	2-AB channel
Hynix	1010	10	64M*16 (512M)	A channel
	1011	11	64M*16 (1G)	2-AB channel
	1100	12	16M*16 (128M)	A channel
	1101	13	16M*16 (256M)	2-AB channel
	1110	14		
Micron	1111	15	64M*16 (1G)	2-AB channel







For Placement: P1 is
Priority 1, P2
Second Priority and
so on.....



2008/08/11 PCIE_VDDR Change to PCIE_VDDR_G





VREF = 5.0V
 $f_{osc}(KHz) = 17000 / RT (KOhm)$
Soft start: $t_s(s) = 0.13 * CS (uF)$


VTH of ACIN: $1.25V / 22 * (205+22) = 12.9V$
Change PR607 and PR608 value

Pre-Charging Mode :
Precharging current = 150mA
Vadj2 = 168.75mV

Battery Charging Voltage :
 $V_{adj3} = V_{ref} \Rightarrow V_{bat} = 4.2V / cell$
CELLS->open $\Rightarrow$ 3 cells
 $V_{BAT} = 3 * 4.2V = 12.6V$

Battery Charging Current :
 $I_{chg} = (V_{adj2} - 0.075) / (25 * R_s)$
 $= (1.6375 - 0.075) / (25 * 0.025) = 2.5A$


Input Adaptor Max. Current Limit :
 $I_{limit_current} = (V_{adj1} - 0.075) / (25 * R_s)$
 $= (1.69 - 0.075) / (25 * 0.015) = 4.3A$




POWER LIMIT CIRCUIT
($I_{in} * R_s + 0.093$) * 25 = 1.8 $I_{in} = 4.6$

2008/0805 Add PJP8009 for AC_BAT_SYS_INV

AC_BAT_SYS_INV to Inverter connect,
Power trace = 60m11(min),
Put PJP8009 close to P8003



BATTERY IN DETECT



20080917

AC_OK 72

20080723 Change Battery PN

Design Current : 2.1A
Maximum current : 3A
+CPU_VDDNB
OCP point Typ. : 6A

Design Current : 14.4A
Maximum current : 18A
OCP point Typ.: 30A

Design Current : 14.4A
Maximum current : 18A
OCP point Typ.: 30A

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	X
5V Pre_metal	X	X


VFIXEN VID Codes


SVC	SVD	Output	Pre_metal
0	0	1.4	1.1
0	1	1.2	1.0
1	0	1.0	0.9
1	1	0.8	0.8

OVGPI01	OVGPI00	+CPU_VDD0	+CPU_VDD1
0	0	NO DEFINE	NO DEFINE
0	1	-5%	-5%
1	0	+5%	+5%
1	1	NORMAL	NORMAL


OVGPI03	OVGPI02	+CPU_VDDNB
0	0	NO DEFINE
1	0	+5%
1	1	NORMAL

<Variant Name>








OVGPIO7	OVGPIO6	+VCC_NB
0	0	-5%
0	1	Nomal
1	0	+5%





POWER GOOD DETECTOR














$R_{lim} = I_{lim} \cdot R_{sense} / 20\mu A$
 $11K = I_{lim} \cdot 16.5m\Omega / 20\mu A$
 $I_{lim} = 13.3A$





0814 ADD FOR EMI

