


# N73Sv Block Diagram

01. Block Diagram
02. System Setting
03. CPU\_DMI,PEG,FDI,CLK,MISC
04. CPU\_DDR3
05. CPU\_CFG,RSVD,GND
06. CPU\_PWR
07. CPU\_XDP
14. DIM\_DDR3 SO-DIMM 0 (for CFD)
16. DIM\_DDR3 SO-DIMM 1
17. DIM\_DDR3 SO-DIMM 3
18. DIM\_CA/DQ Voltage
19. CPU\_VID Controller
20. SB\_Cougar SATA,HDA,RTC,LPC
21. SB\_Cougar PCIE,CLK,SMB,PEG
22. SB\_Cougar FDI,DMI,SYS PWR
23. SB\_Cougar DP,LVDS,CRT
24. SB\_Cougar PCI,NVRAM,USB
25. SB\_Cougar CPU,GPIO,MISC
26. SB\_Cougar PWR,GND
27. SB\_Cougar PWR,GND
28. SB\_SPI ROM,SMBus
29. CLK\_IC59LRS3161
30. KBC\_IT8572E
31. KBC\_KB & TP
32. RST\_Reset Circuit
33. LAN\_AR8131
34. LAN\_RJ45 Conn.
35. Hybrid switch
36. AUD\_CODEEC ALC269
37. AUO\_SPKR,Woofers,Mic
38. MIC&LINE IN
42. CB\_AU6433
44. BUG\_NewCard & LPC
45. CRT\_LVDS & CMOS
46. CRT\_D-Sub
48. CRT\_HDMI
49. TV\_TUNE
50. FAN\_Thermal Sensor & Fan
51. XDD\_HDD & ODD CON.
52. USB\_USB Port
53. PCI\_WiFi/WiMax
56. LED\_LED & Switch
57. DSG\_Discharge
58. PRO\_Protect
60. DC\_DC & BAT IN
61. BT\_Bluetooth
64. TUN\_TV Tuner
65. ME\_W2B conn. & NUT
66. USB\_USB Port
68. USB3.0\_FRESCO
69. USB3.0 Port
70. VGA\_N11P-GS Main (1)
71. VGA\_N11P-GS Main (2)
72. VGA\_N11P-GS VRAM\_CH\_A
73. VGA\_N11P-GS VRAM\_CH\_C
74. VGA\_N11P-GS Main (5)
75. VGA\_N11P-GS Main (6)
76. VGA\_N11P-GS Main (7)
77. VGA\_N11P-GS Main (7)
78. VGA\_SG Display Switch
79. VGA\_SG PWR Switch
80. PWR\_VCORE(NCP3218)
81. PWR\_SYSTEM(RT8206A)
82. PWR\_I/O\_VCCP\_PCH(RT8202A)
83. PWR\_I/O\_DDR(RT8202A+uP7711)
84. PWR\_+1.8V\_+1.1V(RT8015+LDO)
85. PWR\_VGA\_CORE(RT8202A)
86. PWR\_RENDER\_CORE(RT8152D)
88. PWR\_CHARGER(MB39A132)
91. PWR\_LOAD SWITCH
93. PWR\_SIGNAL
94. PWR\_Flowchart
95. Revision History



PCH GPIO

| PCH IBEX GPIO | Use As | Signal Name        | Int.& Ext Pull up / down | Power  |
|---------------|--------|--------------------|--------------------------|--------|
| GPIO 00       | GP0    | NC_TP              | -                        | +3VS   |
| GPIO 01       | GP0    | NC_TP              | -                        | +3VS   |
| GPIO [2:5]    | GPI    | PCI_INT[E:H]#      | EXT PU                   | +5VS   |
| GPIO 06       | GPI    | NC_TP              | EXT PU                   | +3VS   |
| GPIO 07       | GPI    | USB3_SMI#          | EXT PU                   | +3VS   |
| GPIO 08       | GPI    | EXT_SMI#           | EXT PU & INT PU          | +3VSUS |
| GPIO 09       | Native | NC_PU              | EXT PU                   | +3VSUS |
| GPIO 10       | Native | NC_PU              | EXT PU                   | +3VSUS |
| GPIO 11       | GPI    | EXT_SCI#           | EXT PU                   | +3VSUS |
| GPIO 12       | Native | NC_TP              | -                        | +3VSUS |
| GPIO 13       | GP0    | NC_TP              | INT PD                   | +3VSUS |
| GPIO 14       | Native | NC_PU              | EXT PU                   | +3VSUS |
| GPIO 15       | GP0    | BT_LED             | INT PD                   | +3VSUS |
| GPIO 16       | GP0    | DGPU_HOLD_RST#     | EXT PU                   | +3VS   |
| GPIO 17       | GPI    | DGPU_PWROK         | EXT PD & INT TBD         | +3VS   |
| GPIO 18       | GPI    | CLKREQ1_TV#        | EXT PD                   | +3VS   |
| GPIO 19       | GPI    | SATA1GP            | EXT PU                   | +3VS   |
| GPIO 20       | Native | CLKREQ2_WLAN#      | EXT PD                   | +3VS   |
| GPIO 21       | GPI    | SATA0GP            | EXT PU                   | +3VS   |
| GPIO 22       | GP0    | WLAN_LED           | -                        | +3VS   |
| GPIO 23       | Native | NC_TP              | INT PU                   | +3VS   |
| GPIO 24       | GP0    | NC_TP              | -                        | +3VSUS |
| GPIO 25       | GPI    | CLKREQ3_NEWCARD#   | EXT PD                   | +3VSUS |
| GPIO 26       | GPI    | CLKREQ4_USB3#      | EXT PD                   | +3VSUS |
| GPIO 27       | GP0    | NC_TP              | INT PU                   | +3VSUS |
| GPIO 28       | GP0    | WLAN_ON#           | -                        | +3VSUS |
| GPIO 29       | Native | -                  | -                        | +3VSUS |
| GPIO 30       | GP0    | ME_SusPwrDnAck     | EXT PU                   | +3VSUS |
| GPIO 31       | Native | ME_AC_PRESENT_PCH  | EXT PU                   | +3VSUS |
| GPIO 32       | GPIO   | PM_CLKRUN#         | EXT PU                   | +3VS   |
| GPIO 33       | GPI    | HDA_DOCK_EN#       | -                        | +3VS   |
| GPIO 34       | Native | NC_TP              | -                        | +3VS   |
| GPIO 35       | GPI    | SATA_CLK_REQ#_R    | EXT PD                   | +3VS   |
| GPIO 36       | GP0    | DGPU_Pwr_EN#       | EXT PD                   | +3VS   |
| GPIO 37       | GPI    | DGPU_PRSENT#       | EXT PD                   | +3VS   |
| GPIO 38       | GPI    | PCB_ID0            | EXT PU / PD              | +3VS   |
| GPIO 39       | GPI    | PCB_ID1            | EXT PU / PD              | +3VS   |
| GPIO 40       | Native | NC_PU              | EXT PU                   | +3VSUS |
| GPIO 41       | Native | NC_PU              | EXT PU                   | +3VSUS |
| GPIO 42       | Native | NC_PU              | EXT PU                   | +3VSUS |
| GPIO 43       | Native | NC_PU              | EXT PU                   | +3VSUS |
| GPIO 44       | Native | CLK_REQ5#          | EXT PU                   | +3VSUS |
| GPIO 45       | Native | NC_TP              | -                        | +3VSUS |
| GPIO 46       | Native | NC_TP              | -                        | +3VSUS |
| GPIO 47       | GPI    | CLKREQ_PEG#        | EXT PD                   | +3VSUS |
| GPIO 48       | GP0    | NC_TP              | -                        | +3VS   |
| GPIO 49       | GP0    | PCH_TEMP_ALERT#    | EXT PU                   | +3VS   |
| GPIO 50       | Native | PCI_REQ1#          | EXT PU                   | +5VS   |
| GPIO 51       | Native | PCI_GNT1#          | INT PU                   | +3VS   |
| GPIO 52       | GP0    | DGPU_SELECT#_R     | EXT PU                   | +5VS   |
| GPIO 53       | GP0    | DGPU_PWM_SELECT#_R | INT PU                   | +3VS   |
| GPIO 54       | Native | PCI_REQ3#          | EXT PD                   | +5VS   |
| GPIO 55       | Native | PCI_GNT3#          | INT PU                   | +3VS   |
| GPIO 56       | GPI    | CLKREQ_GLAN#       | EXT PD                   | +3VSUS |
| GPIO 57       | GP0    | BT_ON              | EXT PU (Biodie)          | +3VSUS |
| GPIO 58       | GPIO   | SML1_CLK           | EXT PU                   | +3VSUS |
| GPIO 59       | Native | NC_PU              | EXT PU                   | +3VSUS |
| GPIO 60       | Native | SML0ALERT#         | EXT PU                   | +3VSUS |
| GPIO 61       | Native | NC_TP              | -                        | +3VSUS |
| GPIO 62       | Native | NC_TP              | -                        | +3VSUS |
| GPIO 63       | Native | NC_TP              | -                        | +3VSUS |
| GPIO 64       | Native | NC_TP              | INT TBD                  | +3VS   |
| GPIO 65       | Native | NC_TP              | INT TBD                  | +3VS   |
| GPIO 66       | GP0    | EDID_SELECT#       | INT TBD                  | +3VS   |
| GPIO 67       | Native | CLK_CR48           | INT TBD                  | +3VS   |
| GPIO 72       | GP0    | PM_BATLOW#         | INT PU                   | +3VSUS |
| GPIO 73       | Native | CLK_REQ0#          | EXT PU                   | +3VSUS |
| GPIO 74       | Native | SML1ALERT          | EXT PU                   | +3VSUS |
| GPIO 75       | GPIO   | SML1_DATA          | EXT PU                   | +3VSUS |

EC IT8572 GPIO

| EC GPIO | Use As | Signal Name      |
|---------|--------|------------------|
| GPA0    | 0D     | PWR_LED#         |
| GPA1    | 0D     | CHG_LED#         |
| GPA2    | 0      | CHG_FULL_LED#    |
| GPA3    | 0      | MUTE_LED#        |
| GPA4    | ALT    | LCD_BL_PWM       |
| GPA5    | ALT    | FAN_PWM          |
| GPA6    | ALT    | VOLUME_LED#      |
| GPA7    | 0      | MEDIA_KEY_LED#   |
| GPB0    | 0      | BATSEL_0         |
| GPB1    | 0      | BATSEL_1         |
| GPB2    | 0      | ME_AC_PRESENT    |
| GPB3    | ALT    | SMB0_CLK         |
| GPB4    | ALT    | SMB0_DAT         |
| GPB5    | 0D     | A20GATE          |
| GPB6    | 0D     | RC_IN#           |
| GPB7    | 0      | PM_RSMRST#       |
| GPC0    |        | CLK_UC           |
| GPC1    | ALT    | SMB1_CLK         |
| GPC2    | ALT    | SMB1_DAT         |
| GPC3    | 0      | PM_PWRBTN#       |
| GPC4    | ALT    | AC_IN_OC#        |
| GPC5    | 0      | OP_SD#           |
| GPC6    | ALT    | BAT1_IN_OC#      |
| GPC7    | I      | RFON_SW#         |
| GPD0    | I      | PWRLIMIT#        |
| GPD1    | I      | PM_SUSC#         |
| GPD2    | ALT    | BUF_PLT_RST#     |
| GPD3    | 0D     | EXT_SCI#         |
| GPD4    | 0D     | EXT_SMI#         |
| GPD5    | 0      | LCD_BACKOFF#     |
| GPD6    | ALT    | FAN0_TACH        |
| GPD7    | 0D     | EXP_GATE_LED#    |
| GPE0    | 0      | -                |
| GPE1    | I/PU   | -                |
| GPE2    | I/PU   | -                |
| GPE3    |        | -                |
| GPE4    | ALT    | PWR_SW#          |
| GPE5    | ALT    | CLK_OC#          |
| GPE6    | I      | LID_SW#          |
| GPE7    | I      | EXP_GATE#        |
| GPFO    | ALT    | OS_LED#          |
| GPF1    | 0      | VSUS_ON          |
| GPF2    | I      | VCCP_DV0         |
| GPF3    | I      | VCCP_DV1         |
| GPF4    | ALT    | TP_CLK           |
| GPF5    | ALT    | TP_DAT           |
| GPF6    | 0      | THRO_CPU         |
| GPF7    | 0      | PCH_SPI_OV       |
| GPG0    | I      | ME_SusPwrDnAck   |
| GPG1    | I      | PM_SUSB#         |
| GPG2    |        | CLK_STRAP0       |
| GPG6    |        | CLK_STRAP1       |
| GPH0    | ALT    | PM_CLKRUN#       |
| GPH1    |        | GFX_VR_ON        |
| GPH2    | 0      | CHG_EN           |
| GPH3    | 0      | SUSC_EC#         |
| GPH4    | 0      | SUSB_EC#         |
| GPH5    | 0D     | NUM_LED#         |
| GPH6    | 0D     | CAP_LED#         |
| GPI0    |        | HDMI_HPD         |
| GPI1    | I      | SUS_PWRGD        |
| GPI2    | I      | ALL_SYSTEM_PWRGD |
| GPI3    | I      | VRM_PWRGD        |
| GPI4    | I      | PCH_TEMP_ALERT#  |
| GPI5    |        | -                |
| GPI6    |        | IDLE_HPD_INT#    |
| GPI7    |        | -                |
| GPJ0    | 0      | CPU_VRON         |
| GPJ1    | 0      | PM_PWROK         |
| GPJ2    | ALT    | VSET_EC          |
| GPJ3    | ALT    | ISET_EC          |
| GPJ4    |        | CPU_DV0          |
| GPJ5    | 0      | CPU_DV1          |

Design IP Source:N73JF

SM BUS ADDRESS :

| PCH Master                   |                 |  |
|------------------------------|-----------------|--|
| SM-Bus Device                | SM-Bus Address  |  |
| Clock Generator(ICS9LRS3197) | 1101001x ( D2 ) |  |
| SO-DIMM 0                    | 1010000x ( A0 ) |  |
| SO-DIMM 1                    | 1010001x ( A2 ) |  |
| VID Controller(ASM8272)      | 0011011x ( 36 ) |  |
| EC Master (SMB1)             |                 |  |
| SM-Bus Device                | SM-Bus Address  |  |
| CPU Thermal Sensor(G781)     | 1001100x ( 9A ) |  |
| VGA Thermal IC(G781-1)       | 1001101x ( 9E ) |  |

PCI Express

|        |                   |
|--------|-------------------|
| PCIE 1 | Minicard TV Tuner |
| PCIE 2 | Minicard WLAN     |
| PCIE 3 | Newcard           |
| PCIE 4 | USB 3.0           |
| PCIE 5 | Card Reader       |
| PCIE 6 | GLAN              |
| PCIE 7 |                   |
| PCIE 8 |                   |

USB Port

|        |                   |
|--------|-------------------|
| USB 0  | USB Port 0        |
| USB 1  | USB Port 1        |
| USB 2  | USB Port 2        |
| USB 3  | USB Port 3        |
| USB 4  | Minicard TV Tuner |
| USB 5  | NewCard           |
| USB 6  |                   |
| USB 7  |                   |
| USB 8  | WLAN              |
| USB 9  | CMOS Camera       |
| USB 10 |                   |
| USB 11 |                   |
| USB 12 | Bluetooth         |
| USB 13 |                   |


SATA Port

|        |              |
|--------|--------------|
| SATA 0 | SATA HDD (1) |
| SATA1  | SATA ODD     |
| SATA4  | SATA HDD (2) |
| SATA5  | ESATA        |




Device Identification

| CPU Thermal Sensor |              |             |
|--------------------|--------------|-------------|
| 1st                | 06G023048011 | G781F       |
| 2nd                |              |             |
| VGA Thermal Sensor |              |             |
| 1st                | 06G023048010 | G781-1      |
| 2nd                |              |             |
| Clock Gen          |              |             |
| 1st                | 06G011614010 | ICS9LVS3161 |
| 2nd                |              |             |





1, 拿掉測點, 以需有Via 2, 拿掉net  
CFG1, CFG3, CFG8~CFG17, 以防止layout后處理一直報錯。



**CFG strapping information:**

## CFG[2]: PEG Static Lane Reversal (For the 16X)

- 1: (Default) Normal Operation; Lane # definition matches socket pin map definition
- 0: Lane Reversed

### CFG[4]: Display Port Presence Strap


- 1 : (Default) Disable; No Physical Display Port attached to Embedded Display Port
- 0 : Enable; An external Display Port device is connected to the Embedded Display port

### CFG[6:5]: PCIe Port Bifurcation Straps


- 11 : (Default) X16 - Device 1 functions 1 and 2 disable
- 10 : X8, X8 - Device 1 function 1 enabled; Function 2 disable
- 01 : Reserved - (Device 1 Function 1 disable ; Function 2 enable)
- 00 : X8, X4 X4 - Device 1 function 1 and 2 enabled




## CFG[7]: Defer Training

- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS for training













|   |   |   |   |   |   |
|---|---|---|---|---|---|
|   | 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   | D |
| C |   |   |   |   | C |
| B |   |   |   |   | B |
| A |   |   |   |   | A |
|   | 5 | 4 | 3 | 2 | 1 |

|                                                                                       |                       |                              |            |
|---------------------------------------------------------------------------------------|-----------------------|------------------------------|------------|
|  |                       | <b>Title :</b> NB_****       |            |
| ASUSTeK COMPUTER INC. NB3                                                             |                       | <b>Engineer:</b> <i>Wish</i> |            |
| Size<br>A                                                                             | Project Name<br>N73Sv |                              | Rev<br>1.0 |
| Date: <i>Wednesday, October 13, 2010</i>                                              |                       | Sheet <i>9</i> of <i>95</i>  |            |

|   |   |   |   |   |   |
|---|---|---|---|---|---|
|   | 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   | D |
| C |   |   |   |   | C |
| B |   |   |   |   | B |
| A |   |   |   |   | A |
|   | 5 | 4 | 3 | 2 | 1 |

|                                                                                       |                       |                       |            |
|---------------------------------------------------------------------------------------|-----------------------|-----------------------|------------|
|  |                       | Title : NB_****       |            |
| ASUSTeK COMPUTER INC. NB3                                                             |                       | Engineer: <i>Wish</i> |            |
| Size<br>A                                                                             | Project Name<br>N73Sv |                       | Rev<br>1.0 |
| Date: <u>Wednesday, October 13, 2010</u>                                              |                       | Sheet 10 of 95        |            |

|   |   |   |   |   |   |
|---|---|---|---|---|---|
|   | 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   | D |
| C |   |   |   |   | C |
| B |   |   |   |   | B |
| A |   |   |   |   | A |
|   | 5 | 4 | 3 | 2 | 1 |

|                                                                                       |                       |                              |            |
|---------------------------------------------------------------------------------------|-----------------------|------------------------------|------------|
|  |                       | <b>Title :</b> NB_****       |            |
| ASUSTeK COMPUTER INC. NB3                                                             |                       | <b>Engineer:</b> <i>Wish</i> |            |
| Size<br>A                                                                             | Project Name<br>N73Sv |                              | Rev<br>1.0 |
| Date: <i>Wednesday, October 13, 2010</i>                                              |                       | Sheet <i>11</i> of <i>95</i> |            |





**CH-A-4mm-TOP**

**12G02554204A**

**DDR3\_DIMM\_204P**

**Layout Note: Place these caps near SO DIMM 0**

**ESR=40mOhm/rr=1.9A**


**ASUS** **Title DDR3 SO-DIMM\_0**

ASUSTek COMPUTER INC. NB6 Engineer: Wish

Size Project Name

Custom N73Sv


Date: Wednesday, October 13, 2010 Sheet 14 of 95











12G025542044




[illegible]



For DDR3\_VREF command & address.




|                                   |                           |
|-----------------------------------|---------------------------|
| <b>CMOS Settings</b>              | <b>JRST2001</b>           |
| <b>Clear CMOS</b>                 | <b>Shunt</b>              |
| <b>Keep CMOS</b>                  | <b>Open<br/>(Default)</b> |
| <b>TPM Settings</b>               | <b>JRST2002</b>           |
| <b>Clear ME RTC<br/>Registers</b> | <b>Shunt</b>              |
| <b>Keep ME RTC<br/>Registers</b>  | <b>Open<br/>(Default)</b> |






## Stuff For Moff


HDA\_SYNC(On-Die PLL VR voltage select):  
Rising edge of RSMRST# pin  
High:1.5V, Low:1.8V (default)



```
reserve for power noise
```



HDA\_SYNC signal also serves as a strap for selecting VRM voltage to the PCH. The strap is sampled on the rising edge of RSMRST# signal. Due to potential leakage on the codec (path to GND), the strap may not be able to achieve the Vinmin at PCH input. Therefore, platform may need to isolate this signal from the codec during the strap phase.




|        |         |
|--------|---------|
| SATA 0 | Main HD |
| SATA 1 | 2nd HD  |
| SATA 2 | ODD     |
| SATA 3 |         |
| SATA 4 |         |
| SATA 5 |         |

Boot BIOS Strap:GNT1#(BBS0), SATA1GP(BBS1)




Intel Anti-Theft  
Technology:  
Enable=High


**HD Audio**




GPI033 is a signal used for Flash  
Descriptor security Override/ME debug mode  
HIGH : Disable, LOW : Enable

**JTAG**


**For PU/PD**



### Boundary Scan TP (PCH)



If support PCIe 3.0, pls change all 0.1uF to 0.22uF






























## PCH SPI ROM






reserve for powr noise





reserve for powr noise




reserve for powr noise



## Keyboard Connector




## TouchPad Connector





# Main Board



Check it! ITE說C3201可以不用加





**Title :** LAN\_RJ45 Conn.

ASUSTeK COMPUTER INC. NB3

**Engineer:** Wish


|           |                              |            |
|-----------|------------------------------|------------|
| Size<br>B | Project Name<br><b>N73Sv</b> | Rev<br>1.0 |
|-----------|------------------------------|------------|

Date: Wednesday, October 13, 2010

Sheet 34 of 95




# DIGITAL



## MOAT

TO SPK AMP




**For EMI**

## AUDIO POWER


R1.6

## DIGITAL

## ANALOG




## ANALOG





RealTek recommend change C3631 from 2.2uF to 1uF

|                  |                                                                               |
|------------------|-------------------------------------------------------------------------------|
| New project      | : Please use the 1uF for VREF_CODEC                                           |
| On going project | : Please keep 2.2uF for VREF_CODEC<br>if speaker have not S3、S4 resume issue. |

### FOR NORMAL FUNCTION




## DETECTION




**TO SPK AMP**


## Left &amp; Right Speakers




## Mute &amp; De-POP Control




AUDIO



For EMI Reserve




For EMI Reserve



|   |   |   |   |   |   |
|---|---|---|---|---|---|
|   | 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   | D |
| C |   |   |   |   | C |
| B |   |   |   |   | B |
| A |   |   |   |   | A |
|   | 5 | 4 | 3 | 2 | 1 |

|                                                                                       |                       |                         |            |
|---------------------------------------------------------------------------------------|-----------------------|-------------------------|------------|
|  |                       | <b>Title :</b> AUD_**** |            |
| ASUSTeK COMPUTER INC. NB3                                                             |                       | <b>Engineer:</b> Wish   |            |
| Size<br>A                                                                             | Project Name<br>N73Sv |                         | Rev<br>1.0 |
| Date: Wednesday, October 13, 2010                                                     |                       | Sheet 39 of 95          |            |






|                                                                                       |                       |                               |            |
|---------------------------------------------------------------------------------------|-----------------------|-------------------------------|------------|
|  |                       | <b>Title :</b> Audio IO Conn. |            |
| ASUSTeK COMPUTER INC                                                                  |                       | <b>Engineer:</b> Wish         |            |
| Size<br>A                                                                             | Project Name<br>N73Sv |                               | Rev<br>1.0 |
| Date: Wednesday, October 13, 2010                                                     |                       | Sheet                         | 40 of 95   |

|   |   |   |   |   |   |
|---|---|---|---|---|---|
|   | 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   | D |
| C |   |   |   |   | C |
| B |   |   |   |   | B |
| A |   |   |   |   | A |
|   | 5 | 4 | 3 | 2 | 1 |

|                                                                                       |                       |                               |            |
|---------------------------------------------------------------------------------------|-----------------------|-------------------------------|------------|
|  |                       | <b>Title :</b> Audio IO Conn. |            |
| ASUSTeK COMPUTER INC                                                                  |                       | <b>Engineer:</b> Wish         |            |
| Size<br>A                                                                             | Project Name<br>N73Sv |                               | Rev<br>1.0 |
| Date: Wednesday, October 13, 2010                                                     |                       | Sheet                         | 41 of 95   |











Reserve for Eye Diagram




Ref Schematic:  
+3V\_CR: 4.7Ux2  
0.1Ux1  
+1.8V: 2.2Ux1  
+3V\_CARD:4.7Ux1

Pin2 has internal pu 75K to +3V.




Fix MS Duo Adaptor short issue.  
(SD\_DAT1,SD\_DAT2,XD\_GND short,XD\_CD# may be possible short)







LPC Debug Port






### LCD Power




for EMI





## Panel Connector




for EMI








## CMOS &amp; Int. Mic.














Keep R4809/R4810 = 100K/10K and mount D4802 in case of HPD input is 5V or 3.3V and chip has internal pull down resistor.





## CPU Thermal Sensor

change Thermal sensor solution



Route CPU\_THRM\_DA , CPU\_THRM\_DC and on the same layer


```

-----OTHER SIGNALS
10 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
10 mils
-----OTHER SIGNALS


Avoid FSB,Power

```


## DC FAN Control




## ODD




## HDD





## ODD Power control









## RF SWITCH











## To Touchpad Board


## CapsLock LED




## NumLock LED




## Wireless ON LED




## HDD / ODD LED



## Charge LED




## Charge Full LED




delete dGPU/igPU LED


## Power LED










## EXP\_GATE LED




## MUTE LED




## VOLUME LED


PLAY/PAUSE# LED  
FWD# LED  
RWD# LED

change R5620 R5613 to 1k for energy star





## Power LED





Stuff R5710 and R5711







0930: Change R5805 to 150ohm, 转码C5806 0.1uF



## DC IN




## BAT IN




## BLUETOOTH


### Reserve for EMI



10/12 Reserve R6102 For Energy Satr



High active













## Screw D x 2 for ODD

## Screw E x 4




## Screw F x 10




## MiniCard (Wifi) Stand-Off

HMC




## MiniCard (TV) Stand-Off


MC




## FAN Stand-Off




## HDD Stand-Off





## Screw B x 4 CPU Bracket







## Screw H x 1




## Screw C x 4 GPU Bracket









USE XTAL 30MHz(Size:3225)  
Mount C6812,C6813= 33pF/50V, Mount R6805 Pull High.  
1st\_P/N: 076010213002\_TXC/7V30000001  
2nd\_P/N: 076010713000\_FUJICOM/FSX3M30.000000M20FA0

USE XTAL 10MHz(Size:5032)  
Mount C6812,C6813= 22pF/50V, Unmount R6805.  
P/N: 076010201002\_TXC/7A10000028


USE Vendor Ver.E0\_P/N: 026165000120  
FRESKO FL1000G (E0) TFBGA100 (ES)  
to replace Ver.D1\_P/N: 026165000110  
FRESKO FL1000G (D1) TFBGA100 (MP)

- (1) ADD S3 remove wake-up Function .
- (2) Support to write SSID/SSID.

USE Ver.E0 Fresco IC (Support SSID / SVID)  
unmount R6820.  
a. Change Device ID from 0X1400 to 0X1000.  
b. SVID(1043) / SSID(1029)  
USE Ver.D1 Fresco IC: Mount R6813 Pull High.  
Device ID: 0X1400 For ASUS.

FIX PCIE\_WAKE# Leakage in S5 Mode:  
Mount Q6810, Reserve R6824,R6825.


reserve +3VS for USB3.0 for energy star



| Min   | Typ  | Max   |
|-------|------|-------|
| 1.14V | 1.2V | 1.32V |

Current < 300mA (TEMP)  
US\_1.2V Width > 48mS (TBD)

System +1.208V  
(68mA)





1st\_P/N: 066029330011\_UPI /UP77148MA5-00  
2nd\_P/N: 066029107020\_ANPEC/APL5325BI-TRG

$V_{out} = V_{ref} * (1 + R6811/R6812) = 0.8 * (1 + 5.1/10) = 1.208V$   
C6829/C6830/C6831 need place near U6802





Remove the power-up sequence


## USB ports




## USB3.0 EMI-Protection




**USB3.0/USB 2.0  
ESD-Protection**







走線請直接由 U1485 穿過至零件另一側之對應 pin  
勿成分枝狀走線



## PCI EXPRESS




**Control Signal from PCH**




## GPU MEMORY INTERFACE: PARTITION A

## GPU MEMORY INTERFACE: PARTITION C









## FRAME BUFFER PARTITION A





# FRAME BUFFER PARTITION C










## STRAPPING OPTIONS



|     | 3V3  | GND  |
|-----|------|------|
| 5K  | 1000 | 0000 |
| 10K | 1001 | 0001 |
| 15K | 1010 | 0010 |
| 20K | 1011 | 0011 |
| 25K | 1100 | 0100 |
| 30K | 1101 | 0101 |
| 35K | 1110 | 0110 |
| 45K | 1111 | 0111 |

STRAP0

STRAP1

STRAP2

ROM\_SO


ROM\_SI

ROM\_SCLK

|                      |                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------|
| USER_BIT0            |                                                                                         |
| USER_BIT1            |                                                                                         |
| USER_BIT2            |                                                                                         |
| USER_BIT3            |                                                                                         |
| 3GIO_PADCFG_LUT_ADR0 |                                                                                         |
| 3GIO_PADCFG_LUT_ADR1 | 0x0: Desktop default (normal swing) - 5k PD<br>0x1: Mobile default (low swing) - 10k PD |
| 3GIO_PADCFG_LUT_ADR2 |                                                                                         |
| 3GIO_PADCFG_LUT_ADR3 | acc. to /hw/testa_g98/manuals/dev_ext_devices.ref                                       |
| PCI_DEVID_0          | all 4 bits set by HW strapping                                                          |
| PCI_DEVID_1          | 0x0A35 : 30K ohm PD (N11P-GV1)                                                          |
| PCI_DEVID_2          |                                                                                         |
| PCI_DEVID_3          |                                                                                         |
| VGA_DEVICE           | 0: 3D DEVICE<br>1: VGA DEVICE (default)                                                 |
| SMB_ALT_ADDR         | 0: 0x9E (default) 0x1=10K PD                                                            |
| FB_OBAR_SIZE         | 0: 256M (default)                                                                       |
| XCLK_417             | 0: 277MHZ (Default)                                                                     |
| RAM_CFG_0            | 1GB (8pcs.64Mx16)                                                                       |
| RAM_CFG_1            | RAM_CFG[3:0] Definitions                                                                |
| RAM_CFG_2            |                                                                                         |
| RAM_CFG_3            |                                                                                         |
| PEX_PLL_EN_TERM      | 0: Default                                                                              |
| SLOT_CLK_CONFIG      | 1: GPU and MCH COMMON REFCLK 35K PU                                                     |
| SUB_VENDOR           | 0: VBIOS ROM is not present, default "1"                                                |
| PCI_DEVID_4          | 0: 0x0A28(PCDEVID[4]=0) for MP, 0x0A30(PCDEVID[4]=1) for ER                             |

1. N11P-GS->Device ID: 0x0DF0, please PD 5K for STRAP2, and PU 15K for ROM\_SCLK
2. N12P-GS->Device ID: 0x0DF4, please PD 25K for STRAP2, and PU 15K for ROM\_SCLK
3. N12P-GV->Device ID: TBD

# NVDD POWER AND DECOUPLING NVDD GROUND






| Rev | Date    | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1.1 | 2010/08 | (1)Page3 & 20 & 70 : CPU socket P/N change to 12G011909893; PCH P/N as 02G010027100; GPU P/N change to 02G190018200; change VRAM to Hynix H5TQ1G63DFR-11C & SAMSUNG/K4W1G1646E-HC11<br>(2)Page3/80 : link SNB_SKTOCC# to VRM controller<br>(3)Page3 : reserve 0.01uF(C0335/C0336/C0337) for H_CPUPWRGD/PM_SYNC#H_SNB_INV#<br>(4)Page3/7 : un-link XDP_PREQ# to XDP for saving layout space, and add test point on XDP connector side.<br>(5)Page6 : change +VDDQ power source from +1.5VS to +1.5V, so delete JP0601&JP0602<br>(6)Page6/80 : add R0602 serial R & R0605 pull-up R for VR_SVID_ALERT#, and change PR8071 to 0ohm, un-mount PR8063<br>(7)Page6 : un-mount CE0601 for factory DFM<br>(8)Page26/27 : change SL0402 to SL0603 for SL2601/SL2602/SL2603/SL2702/SL2703/SL2708/SL2710/SL2711/SL2712/SL2717/SL2718/SL2719<br>(9)Page29 : un-mount Clock Gen. & others interrelated components<br>(10)Page30 : 10.1 change net name from FAN_PWM to FAN0_PWM(page 50)<br>10.2 DSW_WAKE# changed to no function<br>10.3 PM_EXTTTS#0 changed to no function<br>10.4 changed net name from RFON_SW# to RF_SW#(page 53)<br>10.5 OP_SD# changed from GPC5 to GPE0, and VOLUME_LED# changed from GPE0 to GPE3<br>10.6 THRO_CPU change from GPE5 to GPH1, and changed net name from THRO_CPU to THRO_CPU#,and correct THRO_CPU# control, R0307 changed from 62ohm to 200ohm(page 3);<br>10.7 PM_SLP_SUS# changed to no function<br>(11)Page33 : delete +3VS power & SL3310 for LAN chip changed to AR8151<br>(12)Page33 : un-mount C3302 for BUF_PLT_RST# glitch issue<br>(13)Page36 : change C3631 from 1UF/10V to 2.2UF/10V for EA test failed<br>(14)Page36/20 : change DVDD_IO power source to +3VSUS, and then un-mount U2002 & R2028 and stuff R2024<br>(15)Page37 : ex-change MUTE_POP# & AMP_SHD# MOS<br>(16)Page42 : change the Card Reader chip to AU6437-GDL<br>(17)Page44 : change J4401 to JDEBUG1 for BU request<br>(18)Page46 : unstuff C4602/C4604/C4606 for EA test failed<br>(19)Page68 : change FRESCO FL1000G (D1) TFBGA100 (MP) to FRESCO FL1000G (E0) TFBGA100 (ES)<br>(20)Page66/69 : change CE6602 & CE6932 to c3528 size<br>(21)Page76 : change R7627 value for N12P-GS and pay attention to R7618 value<br>(22)Page77 : change Q7702 to CSD17507Q5A for high Rdson<br>(23)Page77 : change R7703 to 0ohm<br>(24)Page55 : mount stlitich Caps EC5513-EC5516, and delete EC5512<br>(25)Page : change RNX4501 、 RNX5302 、 RNX5401 、 RNX6101 、 RNX6601 、 RNX6902 、 RN6901 、 RN6902 from 0402 size to 0603 size<br>(26)Page6 : un-mount CE0601 for factory DFM<br>(27)Page26 : reserve CE2601 for +1.05VS<br>(28)Page68 : add R6801 for GPIO "USB3_SMII#" |

| Rev | Date       | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|-----|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2.0 | 2010/09/30 | 1: Page 69, USB 2.0 mount F6903 & R6903 2 USB 3.0 mount F6903 & F6904, un-mount R6903<br>2 : Page 68, unmount R6813<br>3 : Page 45, Mount R4506, increase Q4502 Vgs<br>4 : Page 20, Mount R2008 for ME firmware update<br>5 : Page 85, Change PR8556 to 91K, Change C7716 to 0.22UF and add D8501 for discharge<br>6 : Page 20, Mount R2008 for ME firmware update<br>7 : Page 77, Change R7705 to 47K, Change C7718 to 0.22UF<br>8 : Page 6, R0617, R0618 Change to 1K<br>9 : Page 82, Change PR8201 to 360K, Change PC8201 to 0.01UF<br>10 : Page 77, Add C7799---1000PF<br>11 : Page 58, Change R5805 to 15ohm, reserve C5806 0.1UF<br>12 : Page 70, Change GPU to N12PJ 02G190018204<br>13 : Page 38, Change J3802 to 12G14030108N<br>14 : Page 20, Change PCH to 02G010027500<br>15 : Page 68, Change C6809 to 4.7UF<br>16 : Page 57, Change R5719 to 100ohm for quick discharge<br>17 : Page 17,14, add pull up R1701, R1401<br>18 : Page 44, JDEBUG connector Power change to +3VS<br>19 : Page 70/77,change U7002 & U7703 from NC7S208P5X_NL to 74LVC1G08GW for saving the variety of component.<br>20 : Page 80, un-stuff PCE8008 , mount PCE8007 |
|     | 2010/10/06 | 21 : Page 48, For EMI, mount L4801, L4802, L4803, L4804,un-mount RN4801, RN4802, RN4803, RN4804<br>22 : Page 30, Change GPE1 to dGPU_PD#, Change GPE5 to MEDIA_KEY_LED#<br>23 : Page 75, Add D7501 for PWRLIMIT#                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     | 2010/10/07 | 24 : Page 56, For EC +3v reference, mount R5601 R5610 Q5601 Q5602---> change it back (2010/10/11)<br>25 : Page 30, FOR ITE Suggestion, Change R3007 form 43k to 0ohm<br>26 : Page 30, Change SL3010 to R3009 0ohm prevent EC version change.<br>27 : Page 07, un-mount XDP: J0701, R0701, R0702 , R0703, R0704, R0705, RNX0702<br>28 : Page 30, add battery discharge power limit circuit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|     | 2010/10/09 | 29 : Page 06, change +1.5V to +1.5VS for energy star<br>30 : Page 42, Reserve R4218 (+3VS) for energy star<br>31 : Page 31, SL3101 change to R3101 330 OHM for energy star<br>32 : Page 56, change R5620 R5613 to 1k for energy star<br>32 : Page 68, Reserve +3VS for USB3.0 for energy star and remove JP6801 JP6802 JP6803                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|     | 2010/10/11 | 33 : Page 60, Change C6002 to 4.7UF, C6004 to 1UF, PR6000 to 200k for power request to slow raise and fall time<br>34 : Page 91, Change PQ9113 to 07G005B19010 for large current<br>35 : Page 37, Reserve C3725 C3726 C3727 C3728 FOR EMI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|     | 2010/10/12 | 36 : Page 61, Reserve R6102 For Energy Satr<br>37 : Page 45, Add R4513 to change J4502 PIN5 from GND_AUDIO to GND<br>38 : Page 60, mount C6002 C6003 for POWER suggestion<br>39 : update power circuit for BOM<br>40 : Page 37 Page 03, unmount R3715 Q3704 C3711 R0303                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|     | 2010/10/13 | 41 : Page 69, reserve R6905 for leakage, if USB3.0 choose +3VS for Energy Star, mount F6905 un-mount F6904<br>42 : Page 03, Mount Q0302 R0335 For DRAMPWROK quick discharge<br>43 : Page 69, Change F6904 F6905 from 07G012200130 to 07G014200020<br>43 : Page 37, For EMI request, Change jump to bead (L3703, L3704, L3705, L3706)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |



Timing diagram showing the relationship between CPU\_VRON and ALL\_SYSTEM\_PWRGD signals. The diagram includes a 100ns scale bar and a 00hm load indicator. The signals are labeled PR8059 and PR8099. A red signal P\_CPU\_VRON\_10 is also shown.



- |                                                                            |                                                                                                                                           |                                                                                     |
|----------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|
| <b>1. I/P Current:</b><br>$I_{in} = V_o/I_{ol}(0.75 \times V_{in}) = 3.9A$ | <b>3. Voltage &amp; Current:</b><br>$0.3V - 1.3V : 55A$                                                                                   | <b>5. Frequency:</b><br>$R_{fset} = (T - 0.29) \times 2.65$<br>$Frequency = 300KHZ$ |
| <b>2. Ripple Current:</b><br>$r_{ripple} = 7A$                             | <b>4.ripple voltage:</b><br>$I_{peak} = (v_{in} - v_o) \times D / (L \times F_{sw}) = 8.8A$<br>$ESR = 9/3 = 3mohm$<br>$V = 26 \text{ mV}$ |                                                                                     |

For 35W CPU:  
PR8014 = 5.62K for Vboot=0V/49A; PR8053 = 9.53K for 105C/25A  
For 45W CPUs:  
PR8014 = 590Ohm for Vboot=0V/91A; PR8053 = 6.65K for 105C/33A

|                                   |                           |                               |                              |
|-----------------------------------|---------------------------|-------------------------------|------------------------------|
| PT8001 TPC28T<br>+VCORE_1         | PT8001 TPC28T<br>+VCORE_1 | PT8011 TPC28T<br>CPU_VPWRN_1  | PT8015 TPC28T<br>+VCCSENSE_1 |
| PT8002 TPC28T<br>+VCORE_2         | PT8002 TPC28T<br>+VGCX_C  | PT8012 TPC28T<br>GCX_PWRRGD_1 | PT8016 TPC28T<br>+VCCSENSE_2 |
| PT8003 TPC28T<br>+VCORE_3         | PT8003 TPC28T<br>+VGCX_C  | PT8013 TPC28T<br>VRM_PWRRGD_1 | PT8017 TPC28T<br>+SVS_C_1    |
| PT8008 TPC28T<br>+VCC_AVG_SENSE_0 | PT8018 TPC28T<br>_GND_1   | PT8024 TPC28T<br>+VGCX_C      |                              |
| PT8009 TPC28T<br>+VSS_AVG_SENSE_0 | PT8019 TPC28T<br>_GND_1   | PT8026 TPC28T<br>_GND_1       |                              |
| P_VCORE_BN0 TPC28T<br>_GND_1      | PT8020 TPC28T<br>_GND_1   | PT8027 TPC28T<br>_GND_1       |                              |
| P_VCORE_BN1 TPC28T<br>_GND_1      | PT8025 TPC28T<br>_GND_1   | PT8021 TPC28T<br>_GND_1       |                              |


<Variant Name>



**Title :** +VCORE





**Engineer:** VC

| Size | Project Name |
|------|--------------|
|      |              |




| Power<br>information                                                                                                                                                                                                                                                                                                                                                                                                                                | +5VSUS |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| <p>1. IIP Current:</p> $I_{in} = V_o I_o / (0.8 * V_{in}) = 2.082A$ <p>2. Ripple Current:</p> $I_{rip} = 1.012A$ $I_{spec} = 2.5A \times 1$ <p>pcs</p> <p>3. Dynamic:</p> $I_{peak} = (v_{in} - v_o) * D / (L * F_{sw}) = 2.58A$ $ESR / 1\text{ pcs} = 15\text{ mohm}$ $\Delta V = 38.72mV$ <p>1. Voltage &amp; Current:</p> $+5VSUS = 5V @ 3.13A$ <p>2. Frequency:</p> $f_{osc} = 300KHz$ <p>3. OCP:</p> <p>Set PR811Z=402Kohm</p> <p>locp=14A</p> |        |

|                                   |        |
|-----------------------------------|--------|
| Power<br>information              | +3VSUS |
| <hr/>                             |        |
| 1. I/P Current:                   |        |
| I in = Vo*Io/( 0.8 * Vin )=1.375A |        |
| 2. Ripple Current:                |        |
| I rip =1.152A                     |        |
| I spec=2.5A x1                    |        |
| pcs                               |        |
| 3. Dynamic:                       |        |
| Ipeak=(vin-vo)*Di/(L*Fsw)=1.55A   |        |
| ESR / 1 pcs =15mohm               |        |
| ΔV =23.25mV                       |        |
| 1. Voltage & Current:             |        |
| +3VSUS=3.3V@2.46A                 |        |
| 2. Frequency:                     |        |
| fosc=375KHz                       |        |
| 3. OCP:                           |        |
| Set PR8109=402Kohm                |        |
| Iocp=8.74A                        |        |






|                                                                                       |              |                               |                        |
|---------------------------------------------------------------------------------------|--------------|-------------------------------|------------------------|
|  |              | <b>Title :</b> Power+_VTT_CPU |                        |
| <b>ASUSTek COMPUTER INC</b>                                                           |              | <b>Engineer:</b>              |                        |
| Size<br><b>A2</b>                                                                     | Project Name | Rev<br><b>1.0</b>             |                        |
| Date: <b>Wednesday, October 13, 2010</b>                                              |              | Sheet                         | <b>82</b> of <b>92</b> |




**Power information**

- I/P Current:**  
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 3.6A$
- Ripple Current:**  
 $I_{ripple} = 5A$
- ripple voltage:**  
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$   
 $DCR = 10mohm$   
 $V = 20.7mV$
- Voltage & Current:**  
 $1.5V: 16.45A$
- Frequency:**  
 $Ton = 3.85p \cdot R_t(on) / V_{in} - 0.05 = 0.3us$   
 $Frequency = V_{out} / (V_{in} \cdot Ton) = 500KHZ$
- OCp:**  
 $Set PR8307 = 4.7kohm$   
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 17A$
- Soft start time:**  
 $Soft-Star duration is 1.35ms$
- Inrush Current:**  
 $C_{total} = 220uF$   
 $I_{inrush} = 0.163A$

**MAX: 11.4A**  
**RMS: 8.61A**





1.8VS @ 0.7A

### 1. Dropout Voltage:

$$\Delta V = 0.3V \text{ (} I_o = 2A \text{)}$$

### 2. Current Limit:

$$I_{\text{limit}} = 3A$$

### 3. Continue Current:

$$I_{\text{cont}} = 1A$$

### 4. Power Dissipation:

$$R_{\text{thjc}} = 250^{\circ}\text{C/W}$$

$$P_d = 0.4W$$

### 5. EN Voltage:

$$V_{\text{rising}} = 2V$$

$$V_{\text{falling}} = 0.8V$$

### 6. Supply Voltage:

$$V_{\text{cc}} = 3V$$

### 7. Inrush current:


$$T_{\text{ss}} = 400\mu\text{s}$$

$$C_{\text{total}} = 10\mu\text{F}$$

$$I_{\text{inrush}} = 0.063A$$

<Variant Name>

|                                   |              |                |     |
|-----------------------------------|--------------|----------------|-----|
| <b>ASUS</b>                       |              | Title : +1.8VS |     |
| ASUSTek COMPUTER INC              |              | Engineer:      |     |
| Size                              | Project Name |                | Rev |
| A3                                |              |                | 1.0 |
| Date: Wednesday, October 13, 2010 |              | Sheet 84 of 92 |     |





**Power stage**

- I/P Current:**  
 $I_{in} = V_o \cdot I_o / (0.85 \cdot V_{in}) = 4.68 \text{ A}$
- Ripple Current:**  
 $I_{ripple} = 5.93 \text{ A}$
- Dynamic:**  
 $I_{peak} = 32 \text{ A}$   
 $E_{SR} = 7.5 \text{ mJ}$   
 $V = 246 \text{ mV}$
- Inductor Spec:**  
 $I_{dc} = 38.8 \text{ A}$   
 $I_{temp} = 32.5 \text{ A}$   
 $DCR = 1 \text{ m}\Omega$
- MOSFET Spec:**  
H-side MOSFET: CSD1750Q5A L-side MOSFET: CSD17510Q5A  
 $R_{ds(on)} = 9.7 \text{ m}\Omega$  ( $V_{gs} = 4.5 \text{ V}$ )  $R_{ds(on)} = 4.2 \text{ m}\Omega$  ( $V_{gs} = 4.5 \text{ V}$ )  
 $I_{cont} = 52 \text{ A}$  ( $T = 25$ )  $I_{cont} = 81 \text{ A}$  ( $T = 25$ )  
 $I_{peak} = 91 \text{ A}$  (Pause < 300us)  $I_{peak} = 135 \text{ A}$  (Pause < 300us)

**Controller**

- Voltage & Current:**  
 $+VGA\_Core = 0.875 \text{ V}/41 \text{ A}$
- Frequency:**  
 $CCM: F_{sw} = 300 \text{ kHz}$   
 $R_{FS} = 300 \text{ K}\Omega$
- OC:**  
 $V_{ocset} = 25 \cdot I_{lim} \cdot R_{sense}$   
 $I_{lim} = 30 \cdot 2 = 60 \text{ A}$
- Slew rate:**  
 $Slew_{rate} = I_{ss} \cdot PC7810 = 100 \text{ uA} / 10 \text{ nF} = 10 \text{ mV/uS}$
- Inrush Current:**  
 $C_{total} = 440 \text{ uF}$   
 $I_{inrush} = 0.3 \text{ A}$
- Droop Resistance:**  
 $R_{droop} = R1/R2 \cdot 10 \cdot R_{sense} = 0.39 \text{ m}\Omega$











D

C

B

A



**Title :**

ASUSTeK COMPUTER INC. NB3

**Engineer:**

Size

A

|              |
|--------------|
| Project Name |
|--------------|

## Design\_IP


Rev

1.0


Date: Wednesday, October 13, 2010


Sheet 90 of 92

SUSB#\_PWR POWER




SUSC#\_PWR POWER






## U53 Power On Sequence Diagram Rev.0.14



AC-IN Mode

U53 Power-On Sequence  
Timing Diagram Rev.0.14



DC-IN Mode

U53 Power-On Sequence  
Timing Diagram Rev.0.14

