




# DOTHAN/ALVISO-GM(PM)/ATI M24 BLOCK DIAGRAM

## SUB-BOARD



## POWER





|                  |          |                                 |         |                               |                             |                   |
|------------------|----------|---------------------------------|---------|-------------------------------|-----------------------------|-------------------|
| PROJECT: Obi-Wan | REVISION | DATE: Thursday, August 04, 2005 |         | DESCRIPTION:<br>BLOCK DIAGRAM | SCHEMATIC FILE NAME : <Doc> | DESIGN ENGINEER : |
|                  | 2.0      | SHEET                           | 1 OF 61 |                               | LIBRARY DATE :              |                   |






DESIGN ENGINEER :













# CPU VCCORE Decoupling Capacitor








ER 1.1 -> PR 2.0



SR 1.0 -> ER 1.1



For MDC



PROJECT: Obi-Wan

REVISION

DATE: Thursday, August 04, 2005

DESCRIPTION:

CPU CAPS& DEBUG CARD

SCHEMATIC FILE NAME : <Doc>



LIBRARY DATE :

DESIGN ENGINEER :

2.0

SHEET 5 OF 61

| BSEL1 | BSEL0 | HOST CLOCK    |
|-------|-------|---------------|
| FSLB  | FSLC  |               |
| 0     | 1     |               |
| 0     | 0     | 100 (DEFAULT) |
| 0     | 0     | 133           |



PROJECT: Obi-Wan

REVISION  
2.0


DATE: Thursday, August 04, 2005  
SHEET 6 OF 61

DESCRIPTION:  
CLOCK GENERATOR

SCHEMATIC FILE NAME : <Doc>  
LIBRARY DATE :

DESIGN ENGINEER :

# FAN



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

7

OF

61

DESCRIPTION:



FAN & THERMAL SENSOR

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :


P/N:07-003000510



915 PM P/N is 02-010000791HQ



DESIGN ENGINEER :



PROJECT: Obi-Wan

REVISION

DATE: Thursday, August 04, 2005

DESCRIPTION:

Alviso GM(PM)CH - DDR (3)

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.0

SHEET


10

OF


61

LIBRARY DATE :







CFG5 : DMI x2 Select  
 LOW = DMI X 2  
 HIGH = DMI X 4 (Default)




CFG8 : PCI-X POWER SAVING  
 LOW = PCI-X Power Saving  
 HIGH = (Default)




CFG18 : GMCH core VCC SELECT  
 LOW = 1.05V (Default)  
 HIGH = 1.5V




CFG12 : XOR/ALL Z test straps  
 CFG13 : XOR/ALL Z test straps  
 LOW LOW = Reserved  
 LOW HIGH = XOR Mode Enabled  
 HIGH LOW = All Z Mode Enabled  
 HIGH HIGH = Normal Operation (Default)




CFG6 : DDR vs DDR2 select  
 LOW = DDR2  
 HIGH = DDR (Default)




CFG9 : PCI Express Graphic Lane Reversal  
 LOW = Reverse Lane  
 HIGH = Normal Operation (Default)




CFG19 : CPU VTT SELECT  
 LOW = 1.05V (Default)  
 HIGH = 1.2V




CFG7 : CPU Strap  
 LOW = Reserved  
 HIGH = Dothan (Default)



CFG16 : FSB Dynamic ODT  
 LOW = Dynamic ODT Disabled  
 HIGH = Dynamic ODT Enabled (Default)



CFG20 : SDVO Present  
 LOW = No SDVO device present (Default)  
 HIGH = SDVO device present



CFG[17..3] have internal pullup resistors.  
 CFG[19..18] have internal pulldown resistors.

SDVOCRTL\_DATA LOW = No SDVO device present (Default)



PROJECT: Obi-Wan



|          |                                 |
|----------|---------------------------------|
| REVISION | DATE: Thursday, August 04, 2005 |
| 2.0      | SHEET 13 OF 61                  |

DESCRIPTION: GMCH Strapping


|                             |
|-----------------------------|
| SCHEMATIC FILE NAME : <Doc> |
| LIBRARY DATE :              |

DESIGN ENGINEER :





| VDDR1 | MEMVMODE_0 | MEMVMODE_1 |
|-------|------------|------------|
| 1.8V  | GND        | +1.8VS     |
| 2.5V  | +1.8VS     | GND        |



Reserve for memory clk SS



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

15

OF

61


DESCRIPTION:

M24-P - MEMORY INTERFACE (2)

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

16

OF

61

DESCRIPTION:

M24-P - POWER (3)


SCHEMATIC FILE NAME :

<Doc>

LIBRARY DATE :

DESIGN ENGINEER :

### OPTION STRAPS



### GPIO[0:13] : Internal PD

| STRAPS           | PIN           | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | ASIC DEFAULT |
|------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|
| B_PTX_PWRS_ENB   | GPIO0         | Transmitter Power Savings Enable<br>0: 50% Tx output swing for mobile mode<br>1: full Tx output swing                                                                                                                                                                                                                                                                                                                                                                                                        | 0            |
| B_PTX_DEEMPH_EN  | GPIO1         | Transmitter De-emphasis Enable<br>0: Tx de-emphasis disable for mobile mode<br>1: Tx de_emphasis enable                                                                                                                                                                                                                                                                                                                                                                                                      | 0            |
| PCIE_MODE(1:0)   | GPIO(3:2)     | 00: PCI Express 1.0A mode<br>01: Kyrene-compatible mode<br>10: PCI Express 1.0 mode<br>11: PCI Express 1.0A mode and short-circuit internal                                                                                                                                                                                                                                                                                                                                                                  | 00           |
| B_PTX_IEXT       | GPIO4         | 0: normal mode<br>1: extra current in Tx output stage                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0            |
| FORCE_COMPLIANCE | GPIO5         | Force chip to go to compliance state quickly for test purposes                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0            |
| B_PPLL_BW        | GPIO6         | 0: Full PLL Bandwidth<br>1: Reduce PLL Bandwidth                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 0            |
| DEBUG_ACCESS     | GPIO8         | Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.                                                                                                                                                                                                                                                                                                                                                                                                                  | 0            |
| ROMIDCFG(3:0)    | GPIO(9.13.11) | If no ROM attached, controls chip IDis. If rom attached identifies ROM type<br>0000 - No ROM, CHG_ID=0<br>0001 - No ROM, CHG_ID=1<br>0100 - reserved<br>0110 - reserved<br>1000 - Parallel ROM, chip IDis from ROM<br>1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM<br>1010 - Serial AT45D8011 ROM (Atmel), chip IDis from ROM<br>1011 - Serial M25P10 ROM (ST), chip IDis from ROM<br>1100 - Serial M25P05 ROM (ST), chip IDis from ROM<br>1101 - Serial NX25F011B ROM (ISSI), chip IDis from ROM | 0000         |
|                  | DVPDATA_20    | 0: Slave VIP host port device peesent<br>1: No slave VIP host port device                                                                                                                                                                                                                                                                                                                                                                                                                                    | 0            |

M26: GPIO11 is memory aperture (0=128M 1=256M)



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

17

OF

61



DESCRIPTION:

M22-P - STRAPING (4)



SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



ALLOW FOOTPRINTS FOR  
DIFFERENTIAL MEMORY CLOCKS  
TERMINATING R/C COMPONENTS  
PLACED CLOSE TO THE MEMORIES  
INSTALL WITH 56R/470PF AS DEFAULT



Samsung 03-15124E011  
Hynix 03-15124E120HQ



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

18

OF

61



DESCRIPTION:

M24-C - DDR MEMORY A



SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



ALLOW FOOTPRINTS FOR DIFFERENTIAL MEMORY CLOCKS TERMINATING R/C COMPONENTS PLACED CLOSE TO THE MEMORIES INSTALL WITH 56R/470PF AS DEFAULT



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

19

OF

61

DESCRIPTION:


M24-C - DDR MEMORY B


SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :







PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET 22 OF 61


DESCRIPTION:

STANDARD DDR2 SO-DIMM


SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :


DESIGN ENGINEER :



## TV OUT



## CRT Connector



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

24

OF

61



DESCRIPTION:


CRT & TV OUT

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :






| MEMORY ID TABLE | MEM_ID0<br>GPIO33 | MEM_ID1<br>GPIO34 | MEM_ID2<br>GPIO24 |
|-----------------|-------------------|-------------------|-------------------|
| ON BOARD 256 MB | 0                 | 0                 | 1                 |
| ON BOARD 512 MB | 1                 | 0                 | 1                 |

ICH6-M P/N is 02-010004402HQ







PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

28

OF

61


DESCRIPTION:







ICH6M - PWR & GND (3)

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :





PROJECT: Obi-Wan





REVISION  
2.0

DATE: Thursday, August 04, 2005  
SHEET 30 OF 61


DESCRIPTION:  
AZALIA AD1986A

SCHEMATIC FILE NAME : <Doc>  
LIBRARY DATE :

DESIGN ENGINEER :




| JACK_IN# | OPTIC_HP# |            |
|----------|-----------|------------|
| L        | H         | SPDIF      |
| L        | L         | LINE OUT   |
| H        | H         | NO CONNECT |





|                  |          |                                 |          |                            |                             |                   |
|------------------|----------|---------------------------------|----------|----------------------------|-----------------------------|-------------------|
| PROJECT: Obi-Wan | REVISION | DATE: Thursday, August 04, 2005 |          | DESCRIPTION:<br>PHONE JACK | SCHEMATIC FILE NAME : <Doc> | DESIGN ENGINEER : |
|                  | 2.0      | SHEET                           | 32 OF 61 |                            | LIBRARY DATE :              |                   |

## MIC PreAmp & Mic Jack




## External Modules

### Bluetooth Module CN



### ER1.1 -> PR2.0



PROJECT: Obi-Wan

REVISION DATE: Thursday, August 04, 2005

DESCRIPTION:

MIC PRE AMP & MIC JACK & Ext CN

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :

2.0

SHEET

33

OF



61



- [1] NOT INSTALLED  
 [2] AS CLOSE AS POSSIBLE TO DEVICE TERMINALS.  
 [3] CLK LINES : SHIELDED BY GND. (RECOMMENDED)  
 [4] R5C851 and R5C821 OPTIONS. (For R5C841 or R5C811, these parts are NOT installed.)  
 [5] R5C851 and R5C841 OPTIONS. (For R5C821 or R5C811, these parts are NOT installed.)


MDIO01--> MS Card Detect  
 MDIO03--> SD Write Protect  
 MDIO04--> SD Card Power0 Control/  
 MS Power Control  
 MDIO07--> SD External Clock/  
 MS External Clock  
 MDIO08--> SD Command/MS Bus State  
 MDIO09--> SD Clock/MS Clock  
 MDIO10--> SD Data 0/MS Data 0  
 MDIO11--> SD Data 1/MS Data 1  
 MDIO12--> SD Data 2/MS Data 2  
 MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#  
 MDIO05--> SD Power Control 1 / xDWP  
 MDIO06--> xD/MS/SD LED Control  
 MDIO14--> xD Data  
 MDIO15--> xD Data  
 MDIO16--> xD Data  
 MDIO17--> xD Data  
 MDIO18--> xD CLE  
 MDIO19--> xD ALE



Layout of USB2.0(480MHz) signals (USBDP / USBDM / IORD# / IOWR#) - RECOMMENDED  
 - The wire of USB signals should be designed on outside layers of PCB.  
 - It is better with no via-hole and short wire for USB signals.  
 \* Please refer to HighSpeed USB Platform Design Guide lines Rev 1.0 (INTEL).

Ricoh suggests USBDP/USBDM & IORD#/IOWR#  
 - Layout on top or bottom layer  
 - No via-hole  
 - 90 ohm impedance control required



PROJECT: Obi-Wan



REVISION  
2.0

DATE: Thursday, August 04, 2005  
 SHEET 35 OF 61

DESCRIPTION:  
CardBus RICOH R5C841/PCI\_A

SCHEMATIC FILE NAME : <Doc>  
 LIBRARY DATE :

DESIGN ENGINEER :



PROJECT: Obi-Wan

REVISION

DATE: Thursday, August 04, 2005

DESCRIPTION:

CardBus RICOH R5C841/PCI\_C

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.0

SHEET


36

OF


61

LIBRARY DATE :

## Power Switch




## CardBus Connector



## SD/MMC/MS/MS-PRO Card Reader Socket

[3] CLK LINE : SHIELDED BY GND. (RECOMMENDED) [5] R5C841 OPTIONS.



MDIO00--> SD Card Detect  
MDIO01--> MS Card Detect  
MDIO03--> SD Write Protect  
MDIO04--> SD Card Power0 Control/  
MS Power Control  
MDIO08--> SD Command/MS Bus State  
MDIO09--> SD Clock/MS Clock  
MDIO10--> SD Data 0/MS Data 0  
MDIO11--> SD Data 1/MS Data 1  
MDIO12--> SD Data 2/MS Data 2  
MDIO13--> SD Data 3/MS Data 3

To correct the problem when MS Duo adaptor is in use.

To correct the problem when MS Duo adaptor is in use.



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET 37 OF 61








DESCRIPTION:

Cardbus & CardReader & PwrSw

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



PROJECT: Obi-Wan

REVISION

2.0

DATE: Thursday, August 04, 2005

SHEET

38

OF

61

DESCRIPTION:


LAN (RealTek-RTL8101L)

SCHEMATIC FILE NAME : <Doc>


LIBRARY DATE :

DESIGN ENGINEER :


Transformer




MDC Connector




RJ11/RJ45 Connector




|                  |          |                                 |          |                           |                             |                   |
|------------------|----------|---------------------------------|----------|---------------------------|-----------------------------|-------------------|
| PROJECT: Obi-Wan | REVISION | DATE: Thursday, August 04, 2005 |          | DESCRIPTION: LAN IO & MDC | SCHEMATIC FILE NAME : <Doc> | DESIGN ENGINEER : |
|                  | 2.0      | SHEET                           | 39 OF 61 |                           | LIBRARY DATE :              |                   |




ODD Connector





HDD Connector




## SM BUS



## RTC Connector



POWER



## PROJECT: Obi-Wan

## REVISION

**DATE:** Thursday, August 04, 2005

## 2.0

**SHEET**      42      **OF**      61






DESCRIPTION:

SM\_BUS &amp; RTC CN

**SCHEMATIC FILE NAME :** <Doc>

LIBRARY DATE :


DESIGN ENGINEER :



ER 1.1 -> PR 2.0

[illegible]

FWH




|              |  |
|--------------|--|
| DESCRIPTION: |  |
|--------------|--|

**DESIGN ENGINEER :**









LIBRARY DATE :




Internal Keyboard



LEDs



TP



PROJECT: Obi-Wan







REVISION  
2.0

DATE: Thursday, August 04, 2005  
SHEET 46 OF 61

DESCRIPTION:  
LEDs & Internal KB TP

SCHEMATIC FILE NAME : <Doc>  
LIBRARY DATE :

DESIGN ENGINEER :




PROJECT: Obi-Wan

REVISION 2.0  
DATE: Thursday, August 04, 2005  
SHEET 47 OF 61


DESCRIPTION: AUDIO DJ





SCHEMATIC FILE NAME : <Doc>  
LIBRARY DATE :






DESIGN ENGINEER :




















- Adapter lin(max) =  $[0.075V/Rsense(ADin)] * [VCLSL/VREF]$   
 $Rsense(ADin)=0.01\text{ ohm}$   
 $VCLSL=1.864V$   
 $\Rightarrow \text{lin(max)}=3.41A$   
 $\Rightarrow \text{Constant Power} = 19 * 3.41 = 64.79W$
- Charge Current  $I_{chg} = [0.075V/Rsense(CHG)] * [ICTL/3.6V]$   
 $Rsense(CHG)=0.015\text{ ohm}$   
 $VICTL=1.8V$   
 $\Rightarrow I_{chg} = 2.5A$
- $V_{batt} = \text{Cell} * \{ V_{ref} + [(VICTL - 1.8V) / 9.52] \}$   
 $VICTL=1.576V$   
 $\Rightarrow V_{batt} = 4.2V$
- Mode pin :  $V_{mode} > 2.8V$  (try to LDO pin) -----> 4 Cells  
 $2.0 > V_{mode} > 1.6V$  (floating) -----> 3 Cells  
 $0.8 > V_{mode}$  (try to GND) -----> Learning mode
- $VICTL < 0.8V$  or  $DCIN < 7V$  --> Charger Disable
- $Pre\_CHG\_V = 3.1V$   
 $Pre\_CHG\_I = 300mA$









### 95 DEGREE C THERMAL PROTECTION PLACE UNDER CPU

R754==> 23.3k==>95 degree c  
R754==> 33.2k==>80 degree c











POWER REVISION HISTORY

PAGE 41  
PAGE 42  
PAGE 42  
PAGE 42  
PAGE 42  
PAGE 43  
PAGE 43  
PAGE 43  
PAGE 43  
PAGE 44  
PAGE 45  
PAGE 46  
PAGE 46  
PAGE 48  
PAGE 48  
PAGE 48  
PAGE 49  
PAGE 49



# REVISION HISTORY

03/09 AUDIO CODEC REALTEK ALC880 ---> ADI AD1986A  
03/22 RENAME  
05/05 ADD U70, DEL C396, CHANGE CN21 3P--->4P, CHANGE U54  
ADT7460--->ADT7473, CHANGE CN13, DEL R768, DEL R774,  
CHANGE CN10(P1<->P12), CHANGE CN3(P5<->P7), ADD U71, R881,  
R882, R883, C840, U72, R884, R885, R886, C841  
05/06 DEL R267, ADD R887, R888, C842  
05/09 UPDATE POWER SCHMATIC, ADD U32.P2 R889, R890, R891,  
DJ\_SW# -> U12.P76  
05/10 ADD R892, R893, R894, R895, R896, R897, R898  
05/16 ADD R899, R900, R901, R902

SR1.0 -> ER1.1  
Page5, Change H8,H3 from AM20~30 to AM20.  
Page6, Change value of C267 and C271 from 12PF to 3PF.  
Add net CLK\_TPMPCI from pin8 of U16 to pin21 of U74 and add  
R919 on this net.  
Page7, Change CN21 from WTOB\_CON\_3P to WTOB\_CON\_4P.  
Add net PWN1 from pin4 of CN21 to pin15 of U54 and add R902  
on this net.  
Page9, Add R896,R897,R898 on pinA15,C16,A17 of U48F. Add  
R903,R904,R905 on pinD21,B20,B19 of U48F for option.  
Page14, Add net LVDS\_DDC2BC,LVDS\_DDC2BD on pinAE13,AE14 of  
U9A.  
Page25, Swap pin5,7 of CN3.  
Page26, Add net ACZ\_BCLK\_MDC through R899 on pinC10 of U62D.  
Rename net ACZ\_BCLK to ACZ\_BCLK\_AC.  
Page27, Change net name on pinC27,B27 of U62B from USB\_OC\_012#  
to USB\_OC\_01#.  
Change net name on pinB26,C26 of U62B from USB\_OC\_3# to  
USB\_OC\_23#.  
Change net name on pinC23,D23 of U62B from USB\_OC\_045#  
to USB\_OC\_45#.  
Change net name on pinC25 of U62B from USB\_OC\_06# to  
USB\_OC\_67#.  
Change net name on pinC24 of U62B from USB\_OC\_07# to  
USB\_OC\_67#. Remove R774.  
Page29, Add R895(Un-mount),R894.  
Page30, Rename net ACZ\_BCLK to ACZ\_BCLK\_AC.  
Add R891 on pin47 of U32.(Un-mount).  
Add R889 from pin2 of U32 pull down to ground.  
Add R901.  
Page32, Add R901,R902 to connect digital and analog ground.  
Page37, Remove C348,C345.  
Change CN13 from CARD\_BUS\_68P to BTOB\_CON\_68P.  
Add R900 on pin15 of CN31 to pull down to ground.  
Add D63,U70. Remove C345. Add net SD\_CD,MS\_CD.  
Change inter-sheet port MDIO00/SDCD from pin23 to pin21 of  
CN31.  
Page39, Rename net ACZ\_BCLK to ACZ\_BCLK\_MDC.  
Page43, Add U71,U72,R881~6,C840,C841 for over current function.  
Page45, Replace power plane +VCORE with inter-sheet port DJ\_SW# on  
pin76 of U12.  
Page46, Change connections of CN10.  
Add R887,C842,VCC +5V of LED1. Add inter-sheet port  
DJ\_LED\_EN# on pin2 of LED1.

## POWER INTERFACE

| SIGNALS       | TYPE | POWER  |
|---------------|------|--------|
| CLK_EN#       | I    | +3V    |
| PM_PSI#       | O    | +VCCP  |
| VR_VID[5:0]   | O    | +VCCP  |
| CPU_VRON      | O    | +3V    |
| VRM_PWRGD     | I    | +3V    |
| CPU_STP#      | O    | +3V    |
| CHG_LED       | I    | +3V    |
| RST_BTN#      | O    | +3V    |
| OTP_RESET#    | I    | +3V    |
| SHUT_DOWN#    | I    | +3V    |
| +V5_LCM       | PWR  | +5V    |
| PM_SLPDLY_S3# | O    | +3V    |
| PM_SLP_S4#    | O    | +3V    |
| BAT_LEARN     | I    | +3V    |
| BAT_LLOW#_OC  | I    | +3V    |
| BAT1_IN#_OC   | I    | +3V    |
| BAT2_IN#_OC   | I    | +3V    |
| ACIN_OC       | I    | +3V    |
| CHG_EN_OC     | I    | +3V    |
| PM DPRSLPVR   | O    | +3V    |
| ACIN_3VA      | I    | +3V    |
| +5VAO         | PWR  | +3V    |
| EN_+3VALWAYS  | O    | +3V    |
| AC_BAT_SYS    | PWR  | DC     |
| AD_DOCK_IN    | PWR  | DC     |
| SMCLK_BAT1    | IO   | +3V    |
| SMDATA_BAT1   | IO   | +3V    |
| SMCLK_BAT2    | IO   | +3V    |
| SMDATA_BAT2   | IO   | +3V    |
| BAT_LOW#      | I    | +5VLCM |
| 1.5V_PWRGD    | I    | +3V    |
| 1.8V_PWRGD    | I    | +3V    |

## POWER PLANE

| POWER      | VOLTAGE     | CURRENT |
|------------|-------------|---------|
| +VCORE     | 0.7 - 1.77V | 27A     |
| +VCCP      | 1.05 - 1.2V | 3.32A   |
| +VCC_GMCH  | 1.05V       | 3.9A    |
| +0.9VS     | 1.25V       | 2.28A   |
| +1.5VS     | 1.5V        | 4.69A   |
| +1.5VA     | 1.5V        | 270 mA  |
| +1.8V      | 1.8V        | 7.89A   |
| +1.8VS     | 1.8V        | 3.2A    |
| +2.5VS     | 2.5V        | 200 mA  |
| +3VS       | 3.3V        | 2.69A   |
| +3V        | 3.3V        | 2.17A   |
| +3VA       | 3.3V        | 435 mA  |
| +5VS       | 5V          | 5.37A   |
| +5V        | 5V          | 4.3A    |
| +12V       | 12V         | 50 mA   |
| +12VS      | 12V         | 10 mA   |
| ATI_+VCORE | 1.0V - 1.2V | 8 A     |
| +1.2VSP    | 1.2V        | 1.5 A   |

## IMPEDENCE

### Single-Ended

|                      |
|----------------------|
| 27.4 OHM WIDTH       |
| TOP/IN3/BOT 14 mils  |
| IN1/IN2 16.5 mils    |
| 37.5 OHM WIDTH       |
| TOP/IN3/BOT 8.5 mils |
| IN1/IN2 10 mils      |
| 42 OHM WIDTH         |
| TOP/IN3/BOT 7 mils   |
| IN1/IN2 8.5 mils     |
| 55 OHM WIDTH         |
| TOP/IN3/BOT 4 mils   |
| IN1/IN2 4.5 mils     |
| 60 OHM WIDTH         |
| TOP/IN3/BOT 3 mils   |
| IN1/IN2 4 mils       |

### Differential

|                            |
|----------------------------|
| 70 OHM WIDTH/SPACE         |
| TOP/IN3/BOT 8 mils/ 5 mils |
| IN1/IN2 8 mils/ 4.5 mils   |
| 90 OHM WIDTH/SPACE         |
| TOP/IN3/BOT 5 mils/ 8 mils |
| IN1/IN2 5 mils/ 6 mils     |
| 100 OHM WIDTH/SPACE        |
| TOP/IN3/BOT 4 mils/ 9 mils |
| IN1/IN2 4.5 mils/ 7.5 mils |

## PCI INTERFACE

### PCI\_REQ#

|         |           |
|---------|-----------|
| LAN     | PCI_REQ#1 |
| CB&1394 | PCI_REQ#2 |
| MINIPCI | PCI_REQ#3 |

### IDSEL

|         |          |
|---------|----------|
| LAN     | PCI_AD16 |
| CB&1394 | PCI_AD17 |
| MINIPCI | PCI_AD19 |

## PCB STACK-UP

PCB THICKNESS: 1.2 mm

- L1 TOP
- L2 GND1
- L3 IN1
- L4 IN2
- L5 VCC
- L6 IN3
- L7 GND2
- L8 BOT

|        |      |                                                                 |
|--------|------|-----------------------------------------------------------------|
| SIGNAL | IN:  | VR_VID0 - 5<br>PM_DPRSLPVR<br>STP_CPU#<br>PM_PSI#<br>IMVP_VR_ON |
|        | OUT: | DELAY_VR_PWRGD<br>VR_PWDGD_CK410#                               |
| POWER  | IN:  | AC_BAT_SYS<br>+5V0<br>+3V0                                      |
|        | OUT: | +VCORE                                                          |

|        |      |                       |
|--------|------|-----------------------|
| SIGNAL | IN:  | SUSC#_PWR<br>VSUS_ON  |
| POWER  | IN:  | AC_BAT_SYS            |
|        | OUT: | +12V0<br>+3V0<br>+5V0 |

|        |      |                                                                     |
|--------|------|---------------------------------------------------------------------|
|        |      | PAGE 43                                                             |
| SIGNAL | IN:  | SUSB#_PWR<br>SUSC#_PWR                                              |
| POWER  | IN:  | AC_BAT_SYS<br>+3V0                                                  |
|        | OUT: | +1.8V<br>+1.5V<br>+2.5V<br>+VCC_GMCH_CORE<br>+5VALWAYS<br>+3VALWAYS |

|        |      |                                        |
|--------|------|----------------------------------------|
|        |      | PAGE 40                                |
| SIGNAL | IN:  | SUSB#_PWR                              |
|        | OUT: | VCC_MCH_VRPWRGD<br>IMVP_VR_ON          |
| POWER  | IN:  | +3VA<br>+3V<br>+1.8V<br>+VCC_GMCH_CORE |
|        | OUT: | +0.9VS<br>+1.5VA<br>+VCCP              |



PROJECT: M9V

REVISION

1.1

DATE: Thursday, August 04, 2005

SHEET 60 OF 61



DESCRIPTION:

REVISION HISTORY

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



Page47, Change Rename net DJ\_LED\_EN to DJ\_LED\_EN# and change inter-sheet port from pin2 to pin3 of Q37.  
Add inter-sheet port DJ\_SW# on pin4 of Q27. Add R888.  
Page48, Change value of R317 from 360 to 200 Ohm.  
Page49, Un-mount R517. Mount R516. Add D62,inter-sheet port SHUT\_DOWN#.  
Page50, Change value R805 from 12.7K to 15K Ohm.  
Change value C807 from 2200P to 3300P.  
Change value R813 from 12.7K to 10.2K Ohm.  
Change value C787 from 10UF to 100UF. Un-mount C804.  
Page52, Change value R31 from 47K to 10K Ohm.  
Change value R36 from 15K to 100K Ohm.  
Page57, Add JP26. Change Diode D35 form SS0540 to EC31QS04.

ER1.1 -> PR2.0  
Page5, Add H26,H27.  
Page7, Change U54 VCC from +3VS to +VCORE.  
Add Q118 on net VGA\_THERM\_DA,VGA\_THERM\_DC and Un-mount.  
Page14, Change U47 VCC from +5VS to +3Vs. Add R907,C843,R906,R909.  
Un-mount R553,R554.  
Page25, Un-mount L58. Mount L57.  
Page26, Un-mount R789. Mount R786.  
Change net name of pinAB21 of U62D from PWRLED\_1HZ to GPIO\_MUTE\_POP.  
Add net LPCPD# through R920 to pinW3 of U62D and Un-mount R920.  
Page27, Mount R463,R440,R790. Un-mount R464,R452,R792.  
Page28, Un-mount R848,Q101,R851,Q102,R842. Add R923(un-mount).  
Page29, Add net OTP#\_P through D67 on pin1 of U66A.  
Page31, Change value of C448 from 0 to 1K Ohm.  
Page32, Add C844,C845,C846,C847,C848,C849,C850,C851,D64,D65,L95,L96,L97,L98,Q119,Q120,R910,R911,R912,U73 for SPIDIF function.  
Page33, Add R914~R917,Q121 to prevent current leakage.  
Page37, Add R906 on pin6 of CN31 to pull high to +3V.  
Page43, Change value of R263,R131,R881,R884 from 10K to 0 Ohm. Un-mount C236,C840,C103,C841.

Page44, Add C852,C853,C854,C855,C856,C857,R918,U74,X8 for TPM 2.1 function.  
Page45, Add R924,R925,Q122, net DJ\_SW# to inverse net DJ\_SW\_EN.  
Page46, Change value of R521,R523,R524,R525,R887 from 300 to 56 Ohm.  
Page47, Change CN11 VCC from +3V to +3VALWAYS.

ER1.1 -> PR2.0 (Obi-Wan)  
Page6, Un-mount C261. Improve clock quality to meet reduce rise & fall time specification.  
Add R929,R930 from net CLK\_PCIE\_PEG,CLK\_PCIE\_PEG# pull down to ground for termination.  
Page24, Change value of L76,L75,L74 from 120 to 80 Ohm/100MHz and add R931,R932,R933,C859~C864(un-mount) to improve signal quality.  
Page29, Un-mount SW3 for HP request. Un-mount D56 to disable Audio DJ function.  
Page32, Add R934 on net S/PDIF to pull down ground.  
Page33, Un-mount L82,R259,R258 to disable CMOS camera.  
Change value of C443 from 1u to 2.2u ; R489 from 300k to 200k ; C441 from 150p to 18p to improve clock quality to meet specification.  
Change CN9 from WTOB\_CON\_7P to fpc\_1x2p.  
Page38, Change value of R23 from 5.6k to 5.76k Ohm to meet LAN specification.  
Page39, Change CN17 from LAN\_12P to MODULAR\_JACK\_12P.  
Page40, Un-mount R177,R179 and mount R183,R182 for Wireless LED controlled by EC.  
Page44, Add CN32 to replace CN15. (HP request)  
Page46, Un-mount R887,LED1 to disable Audio DJ function.  
Change color of LED3 from orange to blue.(HP request)  
Change CN6 from FPC\_CON\_13P to ZIF\_CON\_14P and add net PWR\_LED# on pin13.  
Change value of R523 from 470 to 56Ohm.  
Page47, Un-mount Q56,Q35,Q27,R140,R143,R139,Q29,CN11,R888,Q37 to disable Audio DJ function. Add R935 (un-mount) on net SWDJ\_EN to prevent current leakage to EC.  
Page54, Change C495 from 100P to 1K Ohm.

|         |                           |       |           |
|---------|---------------------------|-------|-----------|
| File    |                           |       |           |
| <Title> |                           |       |           |
| Size    | Document Number           |       | Rev       |
| C       | <Doc>                     |       | <RevCode> |
| Date    | Thursday, August 04, 2005 | Sheet | 61 of 61  |