


01_ Block Diagram
02_ System Setting
03_ Power Sequence
04_ Clock Gen_ICS9LPR426
05_ Diamondville_BUS
06_ Diamondville_PWR
07_NB-945GMS(HOST)
08_NB-945GMS(DMI)
09_NB-945GMS(GRAPHIC)
10_NB-945GMS(DDR2)
11_NB-945GMS(PWR)
12_NB-945GMS(PWR2)
13_NB-945GMS(GND)
14_SB-ICH7M(PWR)
15_SB-ICH7M(1)
16_SB-ICH7M(2)
17_SB-ICH7M(3)
18_DDR2 SODIMM
19_DDR2_Termination
20_Onboard VGA
21_LCD Conn_LID
22_PCIEEx 3.5G & Ext. Antenna
23_Mini WIFI+ BT
24_LAN_Atheros AR8113
25_MDC_RJ11_RJ45
26_HD + Flash Conn
27_USB Port
28_Camera Conn
29_Card Reader_AU6336C52
30_Codec_ALC269
31_Audio_AMP_Jack
32_EC_ENE KB3310
33_EC_UART controller
34_Switch_SPI ROM_Debug Conn
35_Thermal Sensor_FAN
36_KB_Touch Pad
37_LED_THERMTRIP
38_Discharge
39_PWR Jack
40_Srew Hole
41_EMI
42_POWER FLOW
43_Vcore
44_Power System
45_Power_+1.8V & VTTDDR
46_Power_VCCP
47_Power_+1.5VS & +2.5VS
48_Power_Charger
49_EC Pin Define
49_History

2008_0205_1430



EEE PC 701 PCB version

GPI37	GPI38	GPI39	PCB version
0	0	0	
0	0	0	
0	0	1	
0	0	1	
0	1	0	
0	1	0	
0	1	1	
0	1	1	
1	0	0	
1	0	0	
1	0	1	
1	0	1	
1	1	0	
1	1	0	
1	1	1	
1	1	1	

USB


USB 0	Flash Conn
USB 1	USB Conn
USB 2	USB Conn
USB 3	USB Conn
USB 4	Card Reader
USB 5	Minicard
USB 6	NC
USB 7	Camera







PCIE

PCIE 1	NC
PCIE 2	LAN
PCIE 3	Minicard
PCIE 4	NC

Azalia

ACZ_SDIN0	CODEC
ACZ_SDIN1	MODEM
ACZ_SDIN2	NC









1:Disable
0:Enable

PEREQ1:PCIEx0 & PCIEx1
PEREQ2:PCIEx2 & PCIEx3 & SATA
PEREQ3:PCIEx4 & PCIEx5 & PCIEx6

FSC	FSB	FSA	CPU	PCIE	SATA
0	0	1	133	100	100
1	0	1	100	100	100













		Title : NB-945GMS(HOST)	
ASUSTek COMPUTER INC.		Engineer: <i>Satan He</i>	
Size A3	Project Name P901	Rev 1.00G	
Date: Monday, March 31, 2008		Sheet 7	of 50

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




CheckList notes :Can be left as NC






/X


ASUS		Title : NB-945GMS(GRAPHIC)	
ASUSTeK COMPUTER INC.		Engineer: Satan_He	
Size A4	Project Name P901		Rev 1.00G
Date: Monday, March 31, 2008		Sheet 9 of 50	








NCTF



CFG_19(K28) Strapping :
DMI LANE Reversal:
0:Normal Operation (Default)
1.:Reversal Lanes, 3->0,2->1..etc
Note:945GMS doesn't support DMI Lane Reversal


















WLAN_LED	WLAN	BT
High	v	v
High	v	x
High	x	v
Low	x	x







STD Type


DIMM1A


MA MA0	102	A0	DQ0	5	MA DQ0
MA MA1	101	A1	DQ1	7	MA DQ1
MA MA2	100	A2	DQ2	17	MA DQ2
MA MA3	99	A3	DQ3	19	MA DQ3
MA MA4	98	A4	DQ4	4	MA DQ4
MA MA5	97	A5	DQ5	6	MA DQ5
MA MA6	94	A6	DQ6	14	MA DQ6
MA MA7	92	A7	DQ7	16	MA DQ7
MA MA8	91	A8	DQ8	23	MA DQ8
MA MA9	90	A9	DQ9	25	MA DQ9
MA MA10	105	A10/AP	DQ10	35	MA DQ10
MA MA11	90	A11	DQ11	37	MA DQ11
MA MA12	89	A12	DQ12	20	MA DQ12
MA MA13	116	A13	DQ13	22	MA DQ13
MA MA14	86	A14	DQ14	36	MA DQ14
MA MA15	84	A15	DQ15	38	MA DQ15
MA MA16	85	A16	DQ16	43	MA DQ16
MA MA17	107	BA0	DQ17	45	MA DQ17
MA MA18	106	BA1	DQ18	55	MA DQ18
MA MA19	110	BA2	DQ19	57	MA DQ19
MA MA20	115	CK0	DQ20	46	MA DQ20
MA MA21	30	CK1	DQ21	56	MA DQ21
MA MA22	32	CK2	DQ22	58	MA DQ22
MA MA23	164	CK3	DQ23	61	MA DQ23
MA MA24	166	CK4	DQ24	63	MA DQ24
MA MA25	79	CK5	DQ25	73	MA DQ25
MA MA26	80	CK6	DQ26	75	MA DQ26
MA MA27	113	CK7	DQ27	62	MA DQ27
MA MA28	108	CAS#	DQ28	64	MA DQ28
MA MA29	109	RAS#	DQ29	74	MA DQ29
MA MA30	198	WE#	DQ30	76	MA DQ30
MA MA31	200	SA0	DQ31	123	MA DQ31
MA MA32	197	SA1	DQ32	125	MA DQ32
MA MA33	195	SCL	DQ33	135	MA DQ33
MA MA34	137	SDA	DQ34	137	MA DQ34
MA MA35	124	DQ35	DQ35	124	MA DQ35
MA MA36	126	DQ36	DQ36	126	MA DQ36
MA MA37	134	DQ37	DQ37	134	MA DQ37
MA MA38	136	DQ38	DQ38	136	MA DQ38
MA MA39	141	DQ39	DQ39	141	MA DQ39
MA MA40	143	DQ40	DQ40	143	MA DQ40
MA MA41	151	DQ41	DQ41	151	MA DQ41
MA MA42	12	DQ42	DQ42	12	MA DQ42
MA MA43	140	DQ43	DQ43	140	MA DQ43
MA MA44	142	DQ44	DQ44	142	MA DQ44
MA MA45	152	DQ45	DQ45	152	MA DQ45
MA MA46	154	DQ46	DQ46	154	MA DQ46
MA MA47	157	DQ47	DQ47	157	MA DQ47
MA MA48	159	DQ48	DQ48	159	MA DQ48
MA MA49	173	DQ49	DQ49	173	MA DQ49
MA MA50	175	DQ50	DQ50	175	MA DQ50
MA MA51	158	DQ51	DQ51	158	MA DQ51
MA MA52	160	DQ52	DQ52	160	MA DQ52
MA MA53	174	DQ53	DQ53	174	MA DQ53
MA MA54	176	DQ54	DQ54	176	MA DQ54
MA MA55	179	DQ55	DQ55	179	MA DQ55
MA MA56	181	DQ56	DQ56	181	MA DQ56
MA MA57	189	DQ57	DQ57	189	MA DQ57
MA MA58	191	DQ58	DQ58	191	MA DQ58
MA MA59	180	DQ59	DQ59	180	MA DQ59
MA MA60	182	DQ60	DQ60	182	MA DQ60
MA MA61	192	DQ61	DQ61	192	MA DQ61
MA MA62	194	DQ62	DQ62	194	MA DQ62
MA MA63	194	DQ63	DQ63	194	MA DQ63

DDR_DIMM_200P
12G025332003




GROUP1 GROUP2 SWAP








/X


		Title : DDR2_Termination	
ASUSTek Computer INC.		Engineer: Kell_Huang	
Size A4	Project Name P901		Rev 1.00G
Date: Monday, March 31, 2008		Sheet	19 of 47





U25上:VR5 & VR6-->22 OHM
U25 /X :VR5 & VR6 -->0 OHM










VGA use 12G10110015W & 12G10110015N





Pin:
2->6: (1A->1B)
5->3: (2A->2B)









MINI CARD NUT(1.6mm) *2




MINICARD use 12G03010052Q


External Antenna












CAP Near SIM Socket





2008/03/11 change





3.5G Module & External Antenna			
ASUS		Title :	
ASUSTek Computer INC.		Engineer: Kell Huang	
Size	Project Name		Rev
A3	P901		1.00G
Date: Monday, March 31, 2008		Sheet	22 of 47





if overclocking LL3 Kept and LL2 removed
if not overclocking LL3 removed and LL2 Kept
























Diagram illustrating the connection for the HD SEL pin of the IQ1 H2N7002 MOSFET. The HD SEL pin is connected to GND through a 00Ohm resistor (IR26) and a 4.7KOhm resistor (IR28). The gate of the MOSFET is connected to IDE_PCSEL#1 through a 00Ohm resistor (IR27). The MOSFET is an N-channel MOSFET with its source connected to GND and its drain connected to the IDE_PCSEL#1 pin.




		Title : HD + Flash Conn	
ASUSTek Computer INC.		Engineer: <i>Kell Huang</i>	
Size A3	Project Name P901	Rev 1.00G	
Date: Monday, March 31, 2008		Sheet 26 of 47	





Power Control



CAMERA
WtoB_CON_4P






CAMERA USB Interface




/X

ASUS		Title : Camera Power	
ASUSTek Computer INC.		Engineer: Kell_Huang	
Size A4	Project Name P901		Rev 1.00G
Date: Monday, March 31, 2008	Sheet 28 of 47		







- Change Note
1. Remove AR34, AR63 for cost down
 2. Add +5VS_AUDIO shut_down control
 3. Remove net name +3VS_AUDIO
 4. Add diagram for power sequence requirement




Analogue: Pin.13-Pin.38
Digital: Pin.1-Pin.12
and Pin.39-Pin.48

Need 4.7u/10V X5R to prevent poor THD+N







Total length from speakerR+- L+- (pin40 41 44 45) to internal speaker please as short as possible(<20cm is better)







LINE_OUT use 12G14040106N





MIC_JACK use 12G14040106G












UART Control
IC for using
GPS module due
to no UART on
ENE EC





For Touch-Pad





SW2, SW3 use 12G09103305N



For Keyboard Connector




KSO[15:0] 32
KSI[7:0] 32




/X

for POWER LED




for FLASH LED





for WLAN/BlueTooth LED


R86 use 4.7K 0Hm 10G213472003030
















for CHARGE LED






for POWER BOTTOM LED















PM_LEVELDOWN#	CPU_LEVELDOWN	CPU_LEVELDOWN#	Vcore	Status
L	L	H	VID-150mV	Power Saving
H	L	H	VID	Normal
H	H	L	VID + 200mV	Performance
L	H	L	VID + 50mV	N/A





VREF = 5.0V
fosc(KHz) = 17000 / RT (KOhm)
Soft start: ts(s) = 0.13 * CS (uF)

VTH of -IN1: $5V / 62 * (100+62) = 13.06V$

VTH of ACIN: $1.25V / 25 * (185+25) = 10.5V$
 Change PR607 and PR608 value

Prevent Input from 19V :

Adaptor > 13.06V, PQ603B Turn-off
 Adaptor < 13.06V, PQ603B Turn-on

Battery Cell Selection :

BAT_ID = 1, 2 Cells; Vadj2 = 0.998V
 $\Rightarrow I_{charge} = 1.477A$
 BAT_ID = 0, 4/6 Cells; Vadj2 = 1.648V
 $\Rightarrow I_{charge} = 2.517A$

Pre-Charging Mode :

Precharging current = 150mA
 Vadj2 = 168.75mV

Adaptor Max. Current :

PR600=235.8K; Ilimit = 2.170A; 20.615W (9.5V/22W)
 PR600=185.3K; Ilimit = 2.677A; 32.124W (12V/36W)

ACIN Threshold = 1.25V

Adaptor > 10.5V, System Powered by Adaptor
 Adaptor < 10.5V, System Powered by Battery

Battery Charging Voltage :

Vadj3 > 4.1V $\Rightarrow V_{bat} = 4.2V / cell$
 2.2V > Vadj3 > 1.1V $\Rightarrow V_{bat} = 2 * V_{adj3}$

Battery Charging Current :


4.4V > Vadj2 >= 0V $\Rightarrow$

Ichg =

Vadj2 = 0.075V / (25 * Rs)

Input Adaptor Max. Current Limit :

Ilimit_current = (Vadj1 - 0.075) / (25 * Rs)



Charging Current :

4P#	2P#	Icharge
1	0	1.480A
0	1	2.514A
0	0	2.987A

/X

EC KB3310 GPIO SETTING

Pin	Pin Name	Signal Name	Type	Note
1	GPIO00/GA20	A20GATE	O	
2	GPIO01/KBRST#	RC_IN#	O	
6	GPIO04	EMAIL_SW#	I	Internal pull high
13	GPIO05/PCIRST#	PCI_RST#	I	
14	GPIO07	BAT_OTP	I	Battery over temperature
15	GPIO08	EXTSMIH#	OD	10K pull high to +3VSB
16	GPIO0A	LID_EC#	I	Internal pull high
17	GPIO0B/ESB_CLK	NC	O	
18	GPIO0C/ESB_DAT	NC	O	
19	GPIO0D	DISTP_SW#	I	Internal pull high
20	GPIO0E/SCI#	EXT_SCI#	O	10K pull high to +3VSB
21	GPIO0F/PWM0	BL_PWM_DA	O	
23	GPIO10/PWM1	BAT_CRITICAL	I	Battery critical capacity
25	GPIO11/PWM2	PM_PWRBTN#	OD	Internal pull high in ICH
26	GPIO12/FANPWM1	FAN0_PWM	O	CPU Fan
27	GPIO13/FANPWM2	FAN1_PWM	O	VGA Fan
28	GPIO14/FANFB1	FAN0_TACH	I	CPU FanTach
29	GPIO15/FANFB2	FAN1_TACH	I	VGA FanTach
30	GPIO16/E51_TX	E51_TX	O	RS232 debug port
31	GPIO17/E51_RX	E51_RX	I	RS232 debug port
32	GPIO18	PWR_SW#	I	Internal pull high
34	GPIO19/PWM3	MAIL_LED#	O	
36	GPIO1A/NUMLED	NUM_LED#	O	
38	GPIO1D/CLKRUN#	NC	O	
39	GPIO20/KSO0/TP_TEST	KSO0	O	
40	GPIO21/KSO1/TP_PLL	KSO1	O	
41	GPIO22/KSO2	KSO2	O	
42	GPIO23/KSO3	KSO3	O	
43	GPIO24/KSO4	KSO4	O	
44	GPIO25/KSO5	KSO5	O	
45	GPIO26/KSO6	KSO6	O	
46	GPIO27/KSO7	KSO7	O	
47	GPIO28/KSO8	KSO8	O	
48	GPIO29/KSO9	KSO9	O	
49	GPIO2A/KSO10	KSO10	O	
50	GPIO2B/KSO11	KSO11	O	
51	GPIO2C/KSO12	KSO12	O	
52	GPIO2D/KSO13	KSO13	O	
53	GPIO2E/KSO14	KSO14	O	
54	GPIO2F/KSO15	KSO15	O	
55	GPIO30/KSI0	KSI0	I	Internal pull high
56	GPIO31/KSI1	KSI1	I	Internal pull high
57	GPIO32/KSI2	KSI2	I	Internal pull high
58	GPIO33/KSI3	KSI3	I	Internal pull high
59	GPIO34/KSI4	KSI4	I	Internal pull high
60	GPIO35/KSI5	KSI5	I	Internal pull high
61	GPIO36/KSI6	KSI6	I	Internal pull high
62	GPIO37/KSI7	KSI7	I	Internal pull high
63	GPI38/AD0	BAT_ICHG	I	
64	GPI39/AD1	BAT_CONFIG	I	Battery configuration
65	GPIO3A/AD2	BAT_SENSE	I	Battery Voltage Sensor
66	GPIO3B/AD3	BAT_TS	I	Battery Thermal Sensor
68	GPO3C/DA0	DOC	O	Trigger Clock Gen

EC KB3310 Other Pin SETTING

Pin	Pin Name	Signal Name	Type	Note
3	SERIRQ	INT_SERIRQ	I/OD	10K pull high to +3V
4	LFRAME#	LPC_FRAME#	I	
5	LAD3	LPC_AD3	I/O	
7	LAD2	LPC_AD2	I/O	
8	LAD1	LPC_AD1	I/O	
9	VCC	+3VA_EC	P	
10	LAD0	LPC_AD0	I/O	
11	GND	GND	P	
12	PCICLK	CLK_PCI_EC	I	
22	VCC	+3VA_EC	P	
24	GND	GND	P	
33	VCC	+3VA_EC	P	
35	GND	GND	P	
37	ECRST#	EC_RST#	I	100K pull high to +3VA_EC
67	AVCC	+3VACC	P	
69	AGND	AGND	P	
94	GND	GND	P	
96	VCC	+3VA_EC	P	
111	VCC	+3VA_EC	P	
113	GND	GND	P	
119	RD#/SPIDI	SPI_SO	I	
120	WR#/SPIDO	SPI_SI	O	
112	XCLKI	32KXCLKI	I	
123	XCLKO	32KXCLKO	O	
124	V18R	V18R	P	Reserved 1uF to GND
125	VCC	+3VA_EC	P	
128	SPICS#/SELMEM#	SPI_CE#	O	

Pin	Pin Name	Signal Name	Type	Note
70	GPO3D/DA1	LCD_BACKOFF#	O	
71	GPO3E/DA2	CLK_PWRSERVE#	O	
72	GPO3F/DA3	BAT_LL#	O	Battery Low Low
73	GPIO40	AC_OK	I	AC Adaptor Plug in
74	GPIO41	PM_RSMRST#	O	10K pull down to GND
75	GPI42	BAT_IN	I	
76	GPI43	CLRTC_EC	I	
77	GPIO44/SCL1	SMB0_CLK	I/OD	4.7K pull high to +3VA_EC
78	GPIO45/SDA1	SMB0_DAT	I/OD	4.7K pull high to +3VA_EC
79	GPIO46/SCL2	SMB1_CLK	I/OD	10K pull high to +3V
80	GPIO47/SDA2	SMB1_DAT	I/OD	10K pull high to +3V
81	GPIO48/KSO16	KB pin 28	I	for KB type detection
82	GPIO49/KSO17	KB pin 27	I	for KB type detection
83	GPIO4A/PSCLK1	AUO_SCL	O	for AUO, default H at S0
84	GPIO4B/PSDAT1	AUO_SDA	O	for AUO, default L at S0
85	GPIO4C/PSCLK2	AUO_CSB	O	for AUO, default H at S0
86	GPIO4D/PSDAT2	LVDD_EN	I	for AUO 7" Panel
87	GPIO4E/PSCLK3	TP_CLK	I/OD	10K pull high to +3V
88	GPIO4F/PSDAT3	TP_DAT	I/OD	10K pull high to +3V
89	GPIO50/SELIO#	BATSEL_3S	O	Battery series, H:3S, L:4S
90	GPIO52/E51_CS#	CHG_LED_UP#	O	
91	GPIO53/CAPLED	CAP_LED#	O	
92	GPIO54	PWR_LED_UP	O	
93	GPIO55/SCRLED	SCRLED	O	
95	GPIO56	PWR4G_SW#	I	Internal pull high
97	GPXOA00/SDICS#	SPI_MODE#	O	4.7K pull down to GND
98	GPXOA01/SDICLK	SUSC_ON	O	
99	GPXOA02/SDIDO	VSUS_ON	O	
100	GPXOA03	CPU_VRON	O	
101	GPXOA04	SUSB_ON	O	
102	GPXOA05	ICH_PWROK	O	
103	GPXOA06	VOLT_CTRL	O	
104	GPXOA07	CHG_EN#	O	Battery charging enabled
105	GPXOA08	PRECHG	O	
106	GPXOA09	SPI_WP#	O	
107	GPX0A10	OP_SD#	O	Audio OP
108	GPXOA11	BAT_LEARN	O	
109	GPXID0/SDIDI	BATSEL_2P#	O	Battery parallel, H:1P, L:2P~3P
110	GPXID1	NC	O	
112	GPXID2	THRO_CPU	O	Active if CPU temperature over spec
114	GPXID3	SUSB#	I	100K pull down to GND
115	GPXID4	SUSC#	I	100K pull down to GND
116	GPXID5	CPUPWR_GD	I	Pull high to +3V
117	GPXID6	VSUS_GD	I	
118	GPXID7	NC	O	
121	GPIO57	INTERNET#	I	Internal pull high
126	GPIO57/SPICLK	SPI_CLK	O	
127	GPIO59/TEST_CLK	NC	O	

IX

		Title : EC Pin Define	
ASUSTek Computer INC.		Engineer: Satan He	
Size A3	Project Name P901	Rev 1.00G	
Date: Monday, March 31, 2008		Sheet	49 of 50

