

T12Eg Main BD. R2.0 BLOCK DIAGRAM

CLOCK GEN.
ICS9LPR363CGLF-T

PAGE 29

FAN + Thermal sensor

PAGE 50

Merom CPU

478B uFCPGA

PAGE 3,4

FSB 800 MHz

LVDS

PAGE 46

CRT

PAGE 45

CRESTLINE
965GM

1466 FCBGA

PAGE 10,11,12,13,14,15,16

DMI *4

DDR2 667MHz

DDR-II
SO-DIMM X 2

PAGE 7,8,9

DVI

PAGE 45

Sil1962A
SDVO to
DVI

LPEQ48

PAGE 18

SDVO *1

MiniCard
WLAN Conn.

PAGE 53

MiniCard
Robson Conn.

PAGE 53

ESATA
Conn

PAGE 56

New Card
Conn

PAGE 43

ICH8-M

652 BGA

PAGE 20,21,22,23,24

PCI*2

10/100/1000 LAN
RTL8110SCL

PAGE 53,34

CardBus
RICOH R5C832

PAGE 40, 41

1394

PAGE 42

Card
Reader

PAGE 42

CardBus
RICOH R5C841

PAGE 64

CardBus

PAGE 65

Bluetooth

PAGE 61

CMOS
Camera

PAGE 39

USB ports
X 4

PAGE 52

LPC

SATA Bus

IDE Bus

USB2.0 Bus

MDC

PAGE 34,35

ALC660

PAGE 38

TPM
Module

PAGE 62

T/P

PAGE 32

CIR

PAGE 32

EC
ITE8511

PAGE 30,31,32

SATA
HDD

PAGE 51

IDE
ODD


PAGE 51

POWER

VCORE	PAGE 80
SYSTEM	PAGE 81
IO_1.5VS_1.05VS	PAGE 82
IO_DDR_VTT	PAGE 83
IO_1.25VS	PAGE 84
SHUTDOWN	PAGE 87
CHARGER	PAGE 88
DETECT	PAGE 90
LOAD SWITCH	PAGE 91
PROTECT	PAGE 92

Default Group-CLKGEN



ASUS		Title : BLOCK DIAGRAM	
ASUSTeK COMPUTER INC		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12Eg	2.0	
Date: 11/15/2007	Sheet	1	of 34




Power On Sequence


1 → 19

Default Group-CLKGEN




+VCCP Decoupling Capacitor
(Place near CPU)





Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size A	Project Name T12Eg		Rev 2.0
Date: 星期二, 二月 13, 2007		Sheet	5 of 94




Default Group-CLKGEN


		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size A	Project Name T12Eg		Rev 2.0
Date: 星期二, 二月 13, 2007		Sheet	6 of 94

P/N: 12G025022004
(T12F) 4.0mm, STD

M1237




SMBus Slave Address: A0H




DDR2_DIMM_200P

SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1





Layout Note: Place these Caps near SO DIMM 0



Layout Note: Place these Caps near SO DIMM 0




Default Group-CLKGEN



Default Group-CLKGEN

RCOMP

For Calibrating the FSB IO Buffer





SCOMP

For Slow Rate Compensation on the FSB



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



GMCH Strapping

CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)




CFG19 : DMI Lane Reversal

0 = Normal Operation (D)
1 = Lane Reversed



CFG13:12 : GMCH Test Mode

00= Partial CLK Gating Disable
01 = XOR Mode Enable
10 = All Z Mode Enable
11 = Normal Operation (D)



CFG8 : Low Power PCIe

0 = Normal mode
1 = Low Power Mode (D)



CFG20 : Concurrent SDVO / PCIe

0 = Only one is operational (D)
1 = operate simultaneous



CFG9 : PCIe Graphic Lane

0 = Reverse Lane PCIe (SDVO)
1 = Normal Operation (D)



SDVO_CTRL_DATA : SDVO Present

0 = No SDVO (D)
1 = SDVO Present




CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)




Matanzas 1.301

BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	L	H	H
200	800	L	H	L



U1001B



GMCH

DDR

CLK

DMI

SDVO






VID


ME

GRAPHICS

MISC


CRESTLINE_965GM








U1001C

+VCCP




CRESTLINE_965GM


PCI-EXPRESS GRAPHICS

















Default Group-CLKGEN




Default Group-CLKGEN




Default Group-CLKGEN







Default Group-CLKGEN



Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size A	Project Name T12Eg		Rev 2.0
Date: 星期二, 二月 13, 2007		Sheet 19	of 94



Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A





		GN1#0	CS#1	
LPC	11	1	1	(default)
PCI	10	1	0	
SPI	01	0	1	

		Title : ICH8-M (2)	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size Custom	Project Name T12Eg		
Date: 星期二 二月 13, 2007		Sheet 21 of 21	

Re	2.0
----	-----


94





ICH8-M

ICH8-M



Default Group: CLKGEN

ASUS		Title : ICH8M-Other	
ASUSTek COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size Custom	Project Name T12Eg	Rev 2.0	
Date: 9/13/2007		Sheet	24 of 94

5

4

3

2

1

D

D

C

C

B

B

A

A

Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Jeffrey Lai	
Size A	Project Name T12Eg		Rev 2.0
Date: 星期二, 二月 13, 2007		Sheet	25 of 94


5

4

3


2

1




Default Group-CLKGEN


		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007			Sheet 26 of 94



Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet	27 of 94







PEREQ#3 0 = Enable control PCIeX42 through IC
1 = Disable PCIeX42 Controlled

PEREQ#4 0 = Enable control PCIeX7/5/3 through IC
1 = Disable PCIeX7/5/3 Controlled

Latched Input Select



Reserved for R1.0 Debug



BCLK	FSB	BSEL	BSEL2	BSEL3
CPU Driven				
166	667	0	1	1
200	800	0	1	0




Unit Group CLKGEN

TCS91PR3630GLP-T
INT-PU, INT-PU resistor value is 120K ohm.

ASUS COMPUTER INC
Engineer: Miller Liu

Rev: 1.0
Date: 11.15.2007
Sheet: 29 of 64


ASUS
T12Eg
2.0



EC Hardware Strap

**Strap value sampled after
VSTBY power up reset**

PNPCFG base address set by SWCBAHR/SWCBALR



BADDR[1:0]


No pull up:

The register pair to access PNPCFG is 002Eh and 002Fh.

Ext 10K up on BADDR0: The register pair to access PNPCFG is 004Eh and 004Fh.

Ext 10K up on BADDR1: The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.

Share Memory




SHBM

No pull up: Disable shared memory with host BIOS
Ext 10K Enable shared memory with host BIOS up:


PPEN

No pull up: Normal
Ext 10K KBS interface pins are switched to parallel port interface for in-system programming.

Keyboard Conn.



For 8M bits ISA ROM



Note:

If you use 8M bits ROM, you need to connect FA19 to EC side.

Default Group-CLKGEN



Title : EC-ITE8511(2)

ASUSTek COMPUTER INC

Engineer: Miller Liu

Size

Project Name

Custom






T12Eg



Date: 11/13/2007





Rev 2.0

Sheet 91 of 94

Touchpad









MDC

20 ACZ_SDOUT_MDC
20 ACZ_SYNC_MDC
20 ACZ_SDIN1_MDC
20 ACZ_RSTIF_MDC

RX3501 1 2 80hm




Default Group-CLKGEN

ASUS		Title : MDC	
ASUSTek COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 11/13/2007		Sheet 95 of 94	


CODEC ALC660 REV:D

AUDIO POWER

M0207






Digital



PC BEEP

Reserve for Cardbus controller that has PCMCIA function.



Default Group-CLKGEN

ASUS		Title :CODEC ALC660(D)	
ASUSTek COMPUTER INC. NB1		Engineer: Miller Liu	
Size	Project Name	SANTAROSA	
Custom			
Date: 03/11/2007		Sheet 36 of 94	

INTERNAL MICROPHONE




EXTERNAL MICROPHONE



Reserved the external MIC
bias(T filter).

Sub-woofer (Optional)


FL = 100Hz
FH = 1KHz








Sub-woofer Connector (Optional)

Default Group-CLKGEN


ASUS		Title :Sub-Woof	
ASUSTek COMPUTER INC. NPI		Engineer: Miller_Liu	
Size	Project Name	T12EG	Rev
Custom	P/N	<OrgAddr2>	2.0
Date: 08-11-13, 2007	Sheet	39	of 94








!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V



Default Group-CLKGEN



Default Group-CLKGEN


		Title : DEBUG	
ASUSTek COMPUTER INC. NB		Engineer: Miller Liu	
Size Custom	Project Name T12EG		Rev 2.0
Date: 星期日 10月 13, 2007		Sheet 44 of 94	

CRT Connector




DVI-I Connector (Optional)

Impedance = 55 ohm
Trace Width = 5 mils



Impedance = 55 ohm
Trace Width = 5 mils
Distance = 500 mils




12G10119029S
T12




Place near to CRT Port



12G10111215J
T12





Pin define is the same as A7



LCD LVDS Interface

BIOS BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.

Layout note: close to connector Q4603



Default Group: CLKGEN

ASUS

Title : LVDS & Inverter Conn.

Engineer: Miller Liu


Size: Custom

Project Name: T12Eg

Date: 11/13/2007

Rev: 2.0


Sheet: 46 of 54




Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Miller Liu	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet 47 of 94	


A Hole / TOP Side




A Hole / Bottom Side




Drill Hole for Fix




A Hole Special / Bottom Side





E Hole for Main board fix



F Hole for CPU




銅柱 Hole for VGA 13GNJ510M170-1



Default Group-CLKGEN


ASUS		Title :SREW HOLE	
ASUSTek COMPUTER INC. NPI		Engineer: <i>Miller Liu</i>	
Size	Project Name	T12EG	Rev
Custom	P/N	<OrgAdd2>	2.0
Date	2007-11-13, 2007	Enter	48 of 94




Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet 49 of 94	





Thermal
Sensor



DC
FAN
Control




THERMAL PROTECTION
PLACE UNDER CPU
(105 DEGREE C)






Default Group-CLKGEN

ASUS		Title :USB CONN X 4	
ASUSTek COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12EG	2.0	
Date: 03/11/2007	Sheet	52	of 94


WLAN



12G162200051
T12





12G030000526
T12




ROBSON or TV tuner

12G030100529
T12




Default Group-CLKGEN

ASUS		Title : MINICARD '2	
ASUSTek COMPUTER INC		Engineer: Miller Liu	
Size	Project Name	T12EG	
Custom	Rev	2.0	
Date: 11/13/2007	Sheet	53	of 54



Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Miller Liu	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet 54 of 94	




Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size A	Project Name T12Eg		Rev 2.0
Date: 星期二, 二月 13, 2007		Sheet 55 of 94	

Main Board SW & LED


WLAN LED

32 802_LED#_R



POWER LED


32 PWR_LED#_R



NUMBER LOCK LED


CAP LOCK LED

BT/SCROLL LOCK LED




Power 4 Gear LED

30 P4G_LED#




30 RFON_SW#

30 DISTP#



Power4 Gear

Hitachi is
DISTP_SW#




Default Group-CLKGEN


		Title : SW/LED	
ASUSTek COMPUTER INC		Engineer: Miller Liu	
Size	Project Name		Rev
B	T12EG		2.0
Date: 2007. 11. 13		Sheet	56 of 94

Rev

2.0




Default Group:CLKGEN




Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Miller Liu	
Size A	Project Name T12Eg		Rev 2.0
Date: 星期二, 二月 13, 2007		Sheet 58 of 94	



DC-IN



For Battery

Single Battery

BAT1_CNT1#, BAT1_CNT2#,
BAT2_CNT1#, BAT2_CNT2#
don't connect to Battery
Connector.

Dual Battery

BAT1_CNT1#, BAT1_CNT2#,
BAT2_CNT1#, BAT2_CNT2#
must connect to Battery
Connector.




Note:


When we plug in or plug out the battery, it may cause a spike to damage the EC and gas gauge. It needed to add these varistors to protect those pins.

close to connector

Battery Connector



Without Battery & Pull out Adapter



Default Group-CLKGEN

ASUS		Title : DCIN/Batt conn.	
ASUSTeK COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 11/13/2007	Sheet	60	of 84

21 USB_PP5



21 USB_PN5

200 Ohm/100MHz



L6100

RX6100 0 Ohm

RX6101 0 Ohm



TPM Connector



Default Group-CLKGEN


ASUS		Title : TPM	
ASUSTek COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12EG	2.0	
Date: 11/13/2007	Sheet: 62	of	94


Default Group-CLKGEN




Title : Finger Print

ASUSTeK COMPUTER INC. NB		Engineer: Miller Liu	
Size Custom	Project Name T12EG	Rev 2.0	
Date: 2007. 11. 13		Sheet 63 of 94	







PCI Device	IDSEL#	REQ/GNT#	Interrupts
LAN	AD23	2	A
1394 (R5C841)	AD17	1	B
CARD READER (R5C841)	AD17	1	C
CARDBUS (R5C841)	AD17	1	D
1394 (R5C832)	AD18	1	B
CARD READER (R5C832)	AD18	1	C

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor (MAX6657)	1001100x (98)
SDVO to DVI (SIL1362A)	0111000x (70)

Default Group: CLKGEN




Title :RESOURCE

ASUSTeK COMPUTER INC.


Engineer: *Miller Liu*

Size	Project Name	Rev
Custom	T12EG	2.0
Date: 8/13/2007	Sheet 67 of 94	



Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet 68 of 94	



Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet 69 of 94	

Default Group-CLKGEN



Title : NULL

ASUSTeK COMPUTER INC

Engineer: *Miller Liu*

Size
A

Project Name

T12Eg

Rev
2.0

Date: 星期二, 二月 13, 2007

Sheet 70 of 94

Default Group-CLKGEN



Title : NULL

ASUSTeK COMPUTER INC

Engineer: *Miller Liu*

Size

A

Project Name

T12Eg

Rev

2.0

Date: 星期二, 二月 13, 2007

Sheet 71 of 94

Default Group-CLKGEN



Title : NULL

ASUSTeK COMPUTER INC

Engineer: *Miller Liu*

Size
A


Project Name

T12Eg

Rev
2.0


Date: 星期二, 二月 13, 2007

Sheet 72 of 94




Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size A	Project Name T12Eg		Rev 2.0
Date: 星期二, 二月 13, 2007		Sheet 73 of 94	




Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet 74 of 94	




Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet	75 of 94




Default Group-CLKGEN

		Title : Null	
ASUSTeK COMPUTER INC		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	SANTAROSA		2.0
Date: 11/13/2007	Sheet	76	of 94



Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet 77 of 94	



Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet 78 of 94	

Change Note:

R1.1 :


- 1. Change CON0801 SM-Bus address to A2.
- 2. Unmount R2936.(SEL_LCD_27# =1)
- 3. RX2227 connect to GND.(Do not use Intel LAN)
- 4. Add R6415 to connect PCI_AD18(for R5C832).
- 5. Remove CON5301 Debug Pin.
- 6. Change CON4501.14 to VSYNC_CON.
- 7. Change CON3702 pin define(RL SWAP).
- 8. Change R2914 from 220 ohm to 390 ohm.
- 9. Mount C2920-22,C2924,C2925,C4618-19,L5204-07, Unmount RN5201-04 for EMI request.
- 10. Add R4517,R4517,R4518 to prevent CON4501 short ground issue.
- 11. Change C0701,C0706,C0801,C0809 to R0701,R0702,R0802,R0803(68.9 ohm).
- 12. Change RNX4501-04 from 0 to 22ohm, and add R4519-4522(100 ohm).
- 13. SWAP SUSB_EC1#,SUSB_EC2#.

R2.0 :

- 1.Change Audio LDO(P36) and Audio AMP(P37).
- 2.Change CB_SD# to CB_SD (high active) to fix windows progress bar issue(P64).
- 3.Change LED color from Green to Blue (P56).
- 4.Change +3VS_832 to connect +3V to fix 1394 S3 issue (P41).
- 5.Change C6522,C6523 from 20pf to 18pf (ITTI suggestion).(P65).
- 6.Change C2002,C2005 from 22pf to 12pf (FUJICOM suggestion).(P20).
- 7.Change C3016,C3017 from 5pf to 15pf (FUJICOM suggestion).(P30).
- 8.Change R3313 from 2.49K to 2.43K to fix LAN low output peak voltage issue.(P33).



+1.25VS




Default Group-CLKGEN



Default Group-CLKGEN


		Title : NA	
<OrgName>		Engineer:	
Size	Project Name		Rev
B	ROSA		1.1
Date: 07/01/2007	Sheet	86	of 94

PIC only



Default Group-CLKGEN

ASUS		Title : POWER_SHUTDOWN#	
-<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	T12Eg ROSA		2.0
Date: 08/13/2007		Sheet 87 of 94	



Default Group-CLKGEN

		Title : NA	
<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	ROSA		1.1
Date	2007.11.13.2007		Sheet 00 of 04

BATTERY IN DETECT

Master Battery: TS1#
Second Battery: TS2#


ADAPTER IN DETECT

Master Battery: BAT1_IN_OC#
Second Battery: BAT2_IN_OC#

+2.5VREF

U9000 & U9001 colay

ASUS
Title : POWER_DETECT
Engineer:
T12eg ROSA
Date: 08/13/2007 Sheet 90 of 94



BATTERY IN DETECT

Master Battery: TS1#
Second Battery: TS2#


ADAPTER IN DETECT

Master Battery: BAT1_IN_OC#
Second Battery: BAT2_IN_OC#

+2.5VREF

U9000 & U9001 colay

ASUS
Title : POWER_DETECT
Engineer:
T12eg ROSA
Date: 08/13/2007 Sheet 90 of 94



BATTERY IN DETECT

Master Battery: TS1#
Second Battery: TS2#


ADAPTER IN DETECT

Master Battery: BAT1_IN_OC#
Second Battery: BAT2_IN_OC#


+2.5VREF

U9000 & U9001 colay



ASUS
Title : POWER_DETECT
Engineer:
T12eg ROSA
Date: 08/13/2007 Sheet 90 of 94



SUSB#_PWR POWER



SUSC#_PWR POWER



Default Group-CLKGEN

ASUS		Title : POWER_LOAD SWITCH	
Size		Project Name	
Custom		T12Eg ROSA	
Date:	08/11/2007	Sheet	94 of 94


<OrigName>

Engineer:

Rev

2.0

POWER GOOD DETECTOR



Default Group-CLKGEN


ASUS		Title : POWER_PROTECT	
Size		Project Name	
Custom		T12Eg ROSA	
Date: 08/11/2007		Sheet 92 of 94	
Rev		2.0	

AC_BAT_SYS ○ → AC_BAT_SYS 60,80,81,82,83,87,88
BAT ○ → BAT 88
BAT_CON ○ → BAT_CON 60,88
+2.5VREF ○ → +2.5VREF 84,87,88,90
+3VA ○ → +3VA 20,22,30,46,50,57,81
+5VAO ○ → +5VAO 81,84,90
+5VO ○ → +5VO 81,82,83,84,88,90,91
+5VSUS ○ → +5VSUS 23,32,81,87
+5V ○ → +5V 15,32,46,52,56,57,65,91
+5VS ○ → +5VS 23,24,32,36,37,38,45,50,51,56,57,80,91
+3VO ○ → +3VO 81,91,92
+3VSUS ○ → +3VSUS 21,22,23,30,33,37,43,81
+3V ○ → +3V 21,22,35,40,41,44,53,57,61,62,64,65,91
+3VS ○ → +3VS 3,7,8,11,12,15,18,22,23,24,29,30,32,36,40,42,43,45,46,50,51,53,57,62,63,64,66,80,91,92

+12VSUS ○ → +12VSUS 81,91
+12V ○ → +12V 37,42,52,61,84,91
+12VS ○ → +12VS 46,91
+1.8VO ○ → +1.8VO 83,91
+1.8V ○ → +1.8V 7,8,9,11,14,15,83,84
+1.8VS ○ → +1.8VS 18,66,91
+0.9VS ○ → +0.9VS 9,83
+0.9VO ○ → +0.9VO 83
+1.05VO ○ → +1.05VO 80,82
+VCCP ○ → +VCCP 4,10,12,14,15,20,23,29,57,82
+1.5VO ○ → +1.5VO 82
+1.5VS ○ → +1.5VS 4,15,20,21,23,43,53,57,82
+VCORE ○ → +VCORE 4,80

+1.25VS ○ → +1.25VS 11,15,23,84

FOR POWER TEST



1004

Default Group-CLKGEN

ASUS			Title : POWER_SIGNAL	
<OrigName>			Engineer:	
Size	Project Name		Rev	
Custom	T12Eg ROSA		2.0	
Date:	08/11/2007		Sheet	99 of 94

