


T12F Block Diagram




<Variant Name>





YUNAH FSB667	LFM	TYP	HFM
VCC	1.14V	1.2V	1.356V
C4	C3	C0	
ICC	0.9A	7.59A	27A

YUNAH FSB667	Min	TYP	Max
VCCP	0.997V	1.05V	1.102V
ICCP	Min	TYP	Max
			2.5A






Layout Note:
VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of Zo=27.4 Ohm.
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.
These resistors should be placed within 2 inch of the CPU.



+5VS	13,19,20,21,22,28,29,30,37,38,50,61
+3VS	5,7,9,11,12,13,14,15,19,20,21,22,23,25,26,27,28,29,30,31,32,33,37,39,40,42,43,50,52,60,61
+3VA	12,20,22,29,37,38,40,54,59,63

SW: FAN_DA1 must be low during S3




```

-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS


Avoid BPSB.Power

```





		Title : <u>TECH-SENSOR,FAN</u>	
ASUSTek COMPUTER INC		Engineer: <u>Leon and George</u>	
Size A3	Project Name T12F	Rev	
Date: <u>Monday, September 04, 2006</u>	Sheet: <u>4</u> of <u>61</u>		


Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H



Layout Note:
Place termination close to source IC



PREQ#1
0=PCIE# 6/0 Not Controlled
1=PCIE# 6/0 Controlled

PREQ#2
0=PCIE# 8/1 Not Controlled
1=PCIE# 8/1 Controlled

PREQ#3
0=PCIE# 4/2 Not Controlled
1=PCIE# 4/2 Controlled

PREQ#4
0=PCIE# 7/5/3 Not Controlled
1=PCIE# 7/5/3 Controlled

SELPCIE0_LCD#:
0-->pin17, pin18=LCDCLK(96MHz) or
27M/27M_SS

Realtek: Mount R519, Remove R550 R534

SELLCD_27#/PCICLK_F1:
1-->pin17, pin18=LCDCLK(96MHz)

PCICLK2/REQ_SEL:
1-->pin40, pin41=PREQ1#, PREQ2#

ITP_EN/PCICLK_F0:
1-->CPU_ITP pair

Internal Pull-Up Resistor

Internal Pull-Down Resistor

<Variant Name>

ASUS		Title : CLOCK GEN	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: Monday, September 04, 2006	Sheet	5	of 61

2 H_D# [0..63]

H_A# [31..3] 2

U601A
H_D#0 F1 H_D#_0
H_D#1 J1 H_D#_1
H_D#2 H1 H_D#_2
H_D#3 J6 H_D#_3
H_D#4 K2 H_D#_4
H_D#5 G1 H_D#_5
H_D#6 G2 H_D#_6
H_D#7 K9 H_D#_7
H_D#8 K1 H_D#_8
H_D#9 K7 H_D#_9
H_D#10 H4 H_D#_10
H_D#11 J3 H_D#_11
H_D#12 K11 H_D#_12
H_D#13 G4 H_D#_13
H_D#14 T10 H_D#_14
H_D#15 W11 H_D#_15
H_D#16 T3 H_D#_16
H_D#17 U9 H_D#_17
H_D#18 U11 H_D#_18
H_D#19 T11 H_D#_19
H_D#20 W9 H_D#_20
H_D#21 T1 H_D#_21
H_D#22 T8 H_D#_22
H_D#23 W7 H_D#_23
H_D#24 T4 H_D#_24
H_D#25 U5 H_D#_25
H_D#26 T9 H_D#_26
H_D#27 W6 H_D#_27
H_D#28 T5 H_D#_28
H_D#29 AB7 H_D#_29
H_D#30 AA9 H_D#_30
H_D#31 W4 H_D#_31
H_D#32 Y3 H_D#_32
H_D#33 Y7 H_D#_33
H_D#34 W5 H_D#_34
H_D#35 Y10 H_D#_35
H_D#36 AB8 H_D#_36
H_D#37 AA4 H_D#_37
H_D#38 AA7 H_D#_38
H_D#39 AA2 H_D#_39
H_D#40 AA6 H_D#_40
H_D#41 AA10 H_D#_41
H_D#42 Y8 H_D#_42
H_D#43 AA1 H_D#_43
H_D#44 AB4 H_D#_44
H_D#45 AC9 H_D#_45
H_D#46 AB11 H_D#_46
H_D#47 AC11 H_D#_47
H_D#48 AB3 H_D#_48
H_D#49 AC2 H_D#_49
H_D#50 AD1 H_D#_50
H_D#51 AD9 H_D#_51
H_D#52 AD7 H_D#_52
H_D#53 AC6 H_D#_53
H_D#54 AD10 H_D#_54
H_D#55 AD4 H_D#_55
H_D#56 AC8 H_D#_56
H_D#57 F1 H_D#_57
H_D#58 F2 H_D#_58
H_D#59 F4 H_D#_59
H_D#60 Y1 H_D#_60
H_D#61 U1 H_D#_61
H_D#62 W1 H_D#_62
H_D#63 AG2 H_D#_63

H_XRCOMP F1 H_XRCOMP
H_XSCOMP F2 H_XSCOMP
H_XSWING F4 H_XSWING
H_YRCOMP Y1 H_YRCOMP
H_YSCOMP U1 H_YSCOMP
H_YSWING W1 H_YSWING

5 CLK_MCH_BCLK AG2 CLK_MCH_BCLK#
5 CLK_MCH_BCLK# AG1 CLK_MCH_BCLK#

CALISTOGA_Q137

HOST

H_A#_3 H_A#_3
H_A#_4 H_A#_4
H_A#_5 H_A#_5
H_A#_6 H_A#_6
H_A#_7 H_A#_7
H_A#_8 H_A#_8
H_A#_9 H_A#_9
H_A#_10 H_A#_10
H_A#_11 H_A#_11
H_A#_12 H_A#_12
H_A#_13 H_A#_13
H_A#_14 H_A#_14
H_A#_15 H_A#_15
H_A#_16 H_A#_16
H_A#_17 H_A#_17
H_A#_18 H_A#_18
H_A#_19 H_A#_19
H_A#_20 H_A#_20
H_A#_21 H_A#_21
H_A#_22 H_A#_22
H_A#_23 H_A#_23
H_A#_24 H_A#_24
H_A#_25 H_A#_25
H_A#_26 H_A#_26
H_A#_27 H_A#_27
H_A#_28 H_A#_28
H_A#_29 H_A#_29
H_A#_30 H_A#_30
H_A#_31 H_A#_31

H_ADS# E8 H_ADS# 2
H_ADSTB#0 B9 H_ADSTB#0 2
H_ADSTB#1 C13 H_ADSTB#1 2
H_VREF J13 H_VREF 2
H_BNR# C6 H_BNR# 2
H_BPRI# E6 H_BPRI# 2
H_BR0# C7 H_BR0# 2
H_CPURST# B7 H_CPURST# 2
H_DBSY# A7 H_DBSY# 2
H_DEFER# C3 H_DEFER# 2
H_DPWR# J9 H_DPWR# 2
H_DRDY# H8 H_DRDY# 2
H_DVREF K13

H_DINV#0 J7 H_DINV#0 2
H_DINV#1 W8 H_DINV#1 2
H_DINV#2 U3 H_DINV#2 2
H_DINV#3 AB10 H_DINV#3 2

H_DSTBN#0 K4 H_DSTBN#0 2
H_DSTBN#1 T7 H_DSTBN#1 2
H_DSTBN#2 Y5 H_DSTBN#2 2
H_DSTBN#3 AC4 H_DSTBN#3 2

H_DSTBP#0 K3 H_DSTBP#0 2
H_DSTBP#1 T6 H_DSTBP#1 2
H_DSTBP#2 AA5 H_DSTBP#2 2
H_DSTBP#3 AC5 H_DSTBP#3 2

H_HIT# D3 H_HIT# 2
H_HITM# D4 H_HITM# 2
H_LOCK# B3 H_LOCK# 2

H_REQ#0 D8 H_REQ#0
H_REQ#1 G8 H_REQ#1
H_REQ#2 B8 H_REQ#2
H_REQ#3 E8 H_REQ#3
H_REQ#4 A8 H_REQ#4

H_RS#0 B4 H_RS#0
H_RS#1 E6 H_RS#1
H_RS#2 D6 H_RS#2

N_CPUSLP# E3 N_CPUSLP# 2,17
H_TRDY# E7 H_TRDY# 2

+VCCP_AGTL+

R601 100Ohm 1%
R606 200Ohm 1%
C601 0.1UF/10V

Layout Note:
0.1uF should be placed 100mils or less from GMCH pin.




H_REQ# [4..0] 2

H_RS# [0..2] 2

R611 0Ohm

H_CPUSLP# 2,17
H_TRDY# 2


+VCCP +VCCP 2,9,20,52
+VCCP_AGTL+ +VCCP_AGTL+ 2,3,5,9



Signal voltage level =
0.3125*VCCP
Trace should be 10 mil wide
with 20 mil spacing

<Variant Name>

ASUS		Title : Calistoga MCH (1)	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size B	Project Name T12F	Rev	
Date: Monday, September 04, 2006		Sheet 6	of 61



U601D
M_A_DQ0 AJ35
M_A_DQ1 AJ34
M_A_DQ2 AM31
M_A_DQ3 AM32
M_A_DQ4 AJ36
M_A_DQ5 AK35
M_A_DQ6 AJ32
M_A_DQ7 AH31
M_A_DQ8 AN35
M_A_DQ9 AP33
M_A_DQ10 AR31
M_A_DQ11 AP31
M_A_DQ12 AN32
M_A_DQ13 AM36
M_A_DQ14 AM34
M_A_DQ15 AN33
M_A_DQ16 AK26
M_A_DQ17 AL27
M_A_DQ18 AM26
M_A_DQ19 AN24
M_A_DQ20 AK28
M_A_DQ21 AL28
M_A_DQ22 AM24
M_A_DQ23 AP26
M_A_DQ24 AP23
M_A_DQ25 AL22
M_A_DQ26 AP21
M_A_DQ27 AN20
M_A_DQ28 AL23
M_A_DQ29 AP24
M_A_DQ30 AP20
M_A_DQ31 AT21
M_A_DQ32 AR12
M_A_DQ33 AP13
M_A_DQ34 AP12
M_A_DQ35 AT13
M_A_DQ36 AT12
M_A_DQ37 AL14
M_A_DQ38 AL12
M_A_DQ39 AK9
M_A_DQ40 AN7
M_A_DQ41 AK8
M_A_DQ42 AK7
M_A_DQ43 AP9
M_A_DQ44 AN9
M_A_DQ45 AT5
M_A_DQ46 AL5
M_A_DQ47 AY2
M_A_DQ48 AW2
M_A_DQ49 AP1
M_A_DQ50 AN2
M_A_DQ51 AT3
M_A_DQ52 AN1
M_A_DQ53 AL2
M_A_DQ54 AG7
M_A_DQ55 AE9
M_A_DQ56 AG4
M_A_DQ57 AE6
M_A_DQ58 AC9
M_A_DQ59 AH6
M_A_DQ60 AE4
M_A_DQ61 AE8
M_A_DQ62
M_A_DQ63

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2
SA_CAS#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_RAS#
SA_RCVENIN#
SA_RCVENOUT#
SA_WE#
AU12 M_A_BS#0
AV14 M_A_BS#1
BA20 M_A_BS#2
AY13 M_A_CAS#
AJ33 M_A_DM0
AM35 M_A_DM1
AL26 M_A_DM2
AN22 M_A_DM3
AM14 M_A_DM4
AL9 M_A_DM5
AR3 M_A_DM6
AH4 M_A_DM7
AK33 M_A_DQS0
AT33 M_A_DQS1
AN28 M_A_DQS2
AM22 M_A_DQS3
AN12 M_A_DQS4
AN8 M_A_DQS5
AP3 M_A_DQS6
AG5 M_A_DQS7
AK32 M_A_DQS#0
AU33 M_A_DQS#1
AN27 M_A_DQS#2
AM21 M_A_DQS#3
AM12 M_A_DQS#4
AL8 M_A_DQS#5
AN3 M_A_DQS#6
AH5 M_A_DQS#7
AY16 M_A_A0
AU14 M_A_A1
AW16 M_A_A2
BA16 M_A_A3
BA17 M_A_A4
AU16 M_A_A5
AU17 M_A_A6
AU17 M_A_A7
AW17 M_A_A8
AT16 M_A_A9
AU13 M_A_A10
AT17 M_A_A11
AV20 M_A_A12
AV12 M_A_A13
AW14 M_A_RAS#
AK23 M_A_RCVENIN#
AK24 M_A_RCVENOUT#
AY14 M_A_WE#
M_A_BS0 14,16
M_A_BS1 14,16
M_A_BS2 14,16
M_A_CAS# 14,16
M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_RAS#
M_A_RCVENIN#
M_A_RCVENOUT#
M_A_WE#
M_A_DM[0..7] 14
M_A_DQS[0..7] 14
M_A_DQS#0..7 14
M_A_A[0..13] 14,16
M_A_DQ[0..63] 14

CALISTOGA_Q137


U601E
M_B_DQ0 AK39
M_B_DQ1 AJ37
M_B_DQ2 AP39
M_B_DQ3 AM41
M_B_DQ4 AJ38
M_B_DQ5 AK36
M_B_DQ6 AN41
M_B_DQ7 AP41
M_B_DQ8 AT40
M_B_DQ9 AV41
M_B_DQ10 AU38
M_B_DQ11 AV38
M_B_DQ12 AP38
M_B_DQ13 AB40
M_B_DQ14 AW38
M_B_DQ15 AY38
M_B_DQ16 BA38
M_B_DQ17 AB36
M_B_DQ18 AP36
M_B_DQ19 BA36
M_B_DQ20 AP36
M_B_DQ21 AP35
M_B_DQ22 AP34
M_B_DQ23 AY33
M_B_DQ24 BA33
M_B_DQ25 BA33
M_B_DQ26 AT31
M_B_DQ27 AU29
M_B_DQ28 AU31
M_B_DQ29 AW31
M_B_DQ30 AV29
M_B_DQ31 AW29
M_B_DQ32 AM19
M_B_DQ33 AL19
M_B_DQ34 AP14
M_B_DQ35 AN14
M_B_DQ36 AN17
M_B_DQ37 AM16
M_B_DQ38 AP15
M_B_DQ39 AL15
M_B_DQ40 AJ11
M_B_DQ41 AJ11
M_B_DQ42 A19
M_B_DQ43 AN10
M_B_DQ44 AK13
M_B_DQ45 AH11
M_B_DQ46 AK10
M_B_DQ47 AJ8
M_B_DQ48 BA10
M_B_DQ49 AW10
M_B_DQ50 BA4
M_B_DQ51 BA4
M_B_DQ52 AY10
M_B_DQ53 AY9
M_B_DQ54 AW5
M_B_DQ55 AY5
M_B_DQ56 AV4
M_B_DQ57 AR5
M_B_DQ58 AK4
M_B_DQ59 AK3
M_B_DQ60 AT4
M_B_DQ61 AK5
M_B_DQ62 AJ5
M_B_DQ63 AJ3
SB_BS_0
SB_BS_1
SB_BS_2
SB_CAS#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_RAS#
SB_RCVENIN#
SB_RCVENOUT#
SB_WE#
AT24 M_B_BS#0
AV23 M_B_BS#1
AY28 M_B_BS#2
AR24 M_B_CAS#
AK36 M_B_DM0
AR38 M_B_DM1
AT36 M_B_DM2
BA31 M_B_DM3
AL17 M_B_DM4
AH8 M_B_DM5
BA5 M_B_DM6
AN4 M_B_DM7
AM39 M_B_DQS0
AT39 M_B_DQS1
AU35 M_B_DQS2
AR29 M_B_DQS3
AR16 M_B_DQS4
AR10 M_B_DQS5
AR7 M_B_DQS6
AN5 M_B_DQS7
AM40 M_B_DQS#0
AU39 M_B_DQS#1
AT35 M_B_DQS#2
AP29 M_B_DQS#3
AP16 M_B_DQS#4
AT10 M_B_DQS#5
AT7 M_B_DQS#6
AP5 M_B_DQS#7
AY23 M_B_A0
AY24 M_B_A1
AR28 M_B_A3
AT27 M_B_A4
AT28 M_B_A5
AU27 M_B_A6
AV28 M_B_A7
AV27 M_B_A8
AW27 M_B_A9
AV24 M_B_A10
BA27 M_B_A11
AY27 M_B_A12
AR23 M_B_A13
AU23 M_B_RAS#
AK16 M_B_RCVENIN#
AK18 M_B_RCVENOUT#
AR27 M_B_WE#
M_B_BS0 15,16
M_B_BS1 15,16
M_B_BS2 15,16
M_B_CAS# 15,16
M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7
M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7
M_B_A0
M_B_A1
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_RAS#
M_B_RCVENIN#
M_B_RCVENOUT#
M_B_WE#
M_B_DM[0..7] 15
M_B_DQS[0..7] 15
M_B_DQS#0..7 15
M_B_A[0..13] 15,16
M_B_DQ[0..63] 15


DDR SYSTEM MEMORY B

CALISTOGA_Q137


<Variant Name>

		Title : Calistoga DDR2 (3)	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date: Monday, September 04, 2006		Sheet	8 of 61







CFG5 : DMI X2 Select
 LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG7 : CPU STRAP
 LOW = Reserved
HIGH = Mobility CPU (Default)




CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)



CFG18 : GMCH Core Voltage Level
 LOW = 1.05V
HIGH = 1.5V (default)




CFG19 : DMI LANE REVERSAL
 LOW = NORMAL
 HIGH = LANES REVERSED



CFG11 : Reserved but need to be pull low

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.


CFG All are sampled with respect to the leading edge of the GMCH PWR0K		
2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane	0 = Reverse Lanes 1 = Normal (Default)
11:10	Reversal	
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port




LCD Panel Power

3~3.6V
Full Active: 410 mA(Max. 500 mA)
3~3.6V
S0-S1 M: 410 mA(Max. 500 mA)

SI3865: US\$0.22



LCD LVDS Interface




LCD Backlight Control

BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight

EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight


*Inverter Board
built in 14.1W
LCD Panel*



INVERTER Interface

700V rms@5 mA rms
(Min. 3 mA rms)6 mA rms(Max. 6.5 mA rms)


USB4
For
CMOS
Camera




<Variant Name>

ASUS		Title : LVDS & INVERTER	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date: Monday, September 04, 2006		Sheet	12 of 61


TV OUT



PLACE ESD
Diodes near
TV port




CRT OUT



<Variant Name>


		Title : CRT & TV OUT	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date:	Monday, September 04, 2006	Sheet	13 of 61






SMBus Slave Address:A4H

M_CLK_DDR2
C1507 PLACE NEAR SO-DIMM_0
10PF/50V
M_CLK_DDR#2


M_CLK_DDR3
C1509 PLACE NEAR SO-DIMM_0
10PF/50V
M_CLK_DDR#3









close to ICH7



R1.1



01 | *DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.*

24 ± 5% series termination resistor
placed within 2" from Intel 82801GBM,
56 ± 5% pull-up resistor has to be
within 2" from the series resistor

AC2_SDOUT	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD												
AC2_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD												
EE_CS		should not be pulled high	PD												
EE_DOUT		should not be pulled low	PU												
GNT2#		should not be pulled low	PU												
GNT3#	PWROK rising	low: "top-block swap" mode	PU												
GNT5#/GP1017# GNT4#/GP1048	PWROK rising	<table><tr><td>GNT5#</td><td>GNT4#</td><td></td></tr><tr><td>0</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>LPC</td></tr></table>	GNT5#	GNT4#		0	1	SPI	1	0	PCI	1	1	LPC	PU
GNT5#	GNT4#														
0	1	SPI													
1	0	PCI													
1	1	LPC													

GPI016 /DPRSLPVR		should not be pulled high	PD
GPI025	RSMRST# rising	should not be pulled low	PU
INTVRMEN	ALWAYS	high: Enable integrated VccSus1_05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need PU
REQ[4:1]#	PWROK rising		
SATALED#		should not be pulled low	Conditional PU
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU



Title : ICH7-M (1/4)

ASUSTeK COMPUTER INC

Engineer: *Leon and George*

Size
Custom

Project Name
T12F

T12F

September 04, 2006

Date: Monday, September 04, 2006





Shee

17

61

PCI Device

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A




Layout Note:
 Pull-ups must be placed within 500 mils from Intel 82801GBM pins

USB Devices



- Port 0 CON3602
- Port 1 CON3603
- Port 2 CON3601
- Port 3 CON3601
- Port 4 CMOS Camara
- Port 5 BlueTooth
- Port 6 NewCard
- Port 7 FingerPrint

ASUS Title : ICH7-M (2/4)
 Engineer: Leon and George
 ASUSTek COMPUTER INC
 Size Project Name
 Custom T12F
 Date: Monday, September 04, 2006 Sheet 18 of 61





GPIO Power Plane





CPU Vcore GPIO[49]
5V Core GPIO[5:1]
3.3V Core GPIO[0][7:6][23:16][39:32][48]
3.3V Resume GPIO[15:8][31:24]



PCB_VID3 : PROJECT CODE
PCB_VID 0 1 2
MB_V1.0 0 0 0



checklist suggests +3Vsus



<Variant Name>


ASUS Title : ICH7-M (3/4)


ASUSTeK COMPUTER INC Engineer: Leon and George

Size Project Name

A3 T12F


Date: Monday, September 04, 2006 Sheet 19 of 61






<Variant Name>

ASUS		Title : MIC Pre-AMP	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
A4	T12F		
Date: Monday, September 04, 2006		Sheet	23 of 61






ISA ROM




<Variant Name>

		Title : ISA ROM	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
A4	T12F		
Date: Monday, September 04, 2006		Sheet	24 of 61






!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V



<Variant Name>



		Title : NEWCARD	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Leon and George</i>	
Size	Project Name	Rev	
Custom	T12F		
Date: Monday, September 04, 2006		Sheet	25 of 61

MINI PCIEX CONNECTOR




+3V : 1000 mA(peak)
 +1.5V: 500mA(peak)
 +3VSUS: 330mA(peak)

Check O/D output
 or push pull





R1.1



<Variant Name>


ASUS		Title : MINI PCIEX	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date: Monday, September 04, 2006	Sheet	26	of 61

For Bluetooth






For Side SW

WLAN/BT ON/OFF Control



<Variant Name>



ASUS		Title : Blue Tooth	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: Monday, September 04, 2006	Sheet 27 of 61		




SATA HDD

PATA HDD

CD-ROM






EC Hardware Strap

Strap value sampled after
VSTBY power up reset

PNPCFG base address set by SWCBAHR/SWCBALR




BADDR[1:0]


No pull up: The register pair to access PNPCFG is 002Eh and 002Fh.
Ext 10K up on BADDR0: The register pair to access PNPCFG is 004Eh and 004Fh.
Ext 10K up on BADDR1: The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.

EC ADC


Battery



Adaptor



Share Memory




SHBM

No pull up: Disable shared memory with host BIOS
Ext 10K up: Enable shared memory with host BIOS

PPEN


No pull up: Normal
Ext 10K up: KBS interface pins are switched to parallel port interface for in-system programming.

Touchpad




HDD LED


CHARGE LED




POWER LED



WLAN LED




R1.2




<Variant Name>


ASUS		Title : EC IT8510TE(2/2)	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date: Monday, September 04, 2006	Sheet 30	of 61	



<Variant Name>

ASUS		Title : CARD1394-R5C832(1)	
ASUSTek COMPUTER INC. NB1		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: Monday, September 04, 2006	Sheet	31	of 61








Card Detect Table		
	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low

For Memory Stick Duo Adaptor shielding ground issue


Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU



R2.3








R2.2



<Variant Name>



ASUS		Title 4 in 1 CARD READER	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size A3	Project Name T12F	Rev	
Date: Tuesday, October 17, 2006	Sheet 33	of 61	

LAN PORT








R1.2


MDC CONNECTOR



<Variant Name>

ASUS		Title : RJ11/45 & MDC	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: Monday, September 04, 2006	Sheet	35 of	61





<Variant Name>

		Title : Discharge Circuit	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size A4	Project Name T12F		Rev
Date: Monday, September 04, 2006		Sheet	37 of 61

Main Board SW & LED

RF LED

LED3805
YELLOW/GREEN

29 PWRSW#_EC



POWER LED

R1.1


R2.2

LED3804
YELLOW/GREEN


30 PWR_LED#_R

R1.2

Power Switch




Power 4 Gear LED




RF/Touchpad Disable

R2.0



Power4 Gear

Hitachi is
DISTP_SW#




NUMBER LED

R2.2


CAP LUCK LED

R2.2





BT

Reset Switch






<Variant Name>

ASUS		Title : SW/LED	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size B	Project Name T12F	Rev	
Date: Wednesday, September 06, 2006		Sheet	38 of 61



<Variant Name>


		Title : FINGER PRINT	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size A	Project Name T12F		Rev
Date: Monday, September 04, 2006		Sheet	39 of 61




<Variant Name>

		Title : POWER-ON SEQ.	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A4	T12F		
Date: Monday, September 04, 2006		Sheet	40 of 61


DC Power Jack



12G20001090G




Without Battery & Pull out Adapter





<Variant Name>

ASUS		Title : DC/ BATT IN	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size A4	Project Name T12F	Rev	
Date: Monday, September 04, 2006		Sheet	41 of 61




TPM Module CON




<Variant Name>

ASUS		Title : TPM	
ASUSTeK COMPUTER INC		Engineer: ~	
Size A	Project Name T12F		Rev
Date: Monday, September 04, 2006	Sheet 42 of 61		





PCMCIA SOCKET

CCD1# CCD2#
L L 16bit
OTHER 32bit





Layout: SHIELD GND

CINT#/IREQ# 1 OT4402
CSERR#/WAIT# 1 OT4403
CREQ#/NPACK# 1 OT4404
CAUDIO/SPKR_IN#/BVD2 1 OT4405
CSTOP#/A20 1 OT4406
CDEVSEL#/A21 1 OT4407
CTRDY#/A22 1 OT4408
CIRDY#/A15 1 OT4409
CSTSCHG/STSCHG#/BVD1 1 OT4401
CBLOCK#/A19 1 OT4410
CPERR#/A14 1 OT4411
CCLKRUN#/#IOIS16# 1 OT4412




Closed to 1394 Connector
Co-Layout




<Variant Name>

ASUS		Title : CARDBUS SOCKET	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date: Monday, October 23, 2006		Sheet 44 of 61	


ABCDH




E




F




固定孔



I



G



<Variant Name>

ASUS		Title : SCREW HOLE	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size A4	Project Name T12F		Rev
Date: Monday, September 04, 2006		Sheet 45 of 61	

R1.1

Page	Action	Reason
5	Add R566,R567,R568,R569 to divide voltage.	Clock GEN output voltage is too high.
17	Add R1733-R1737 (Reserve)	For EMI request
17	Add R1729-R1732	Add MDC feature
22	Change C2222 from 0.1uF to 0.47uF	Delay the HP turn-on timing to avoid noise at the system power on.
22	Add R2233 and L2202 to link the different GND	For EMI request
26	Add CON2603	Only use for debug, it will be deleted before MP
31	Add C3101-C3103	Reduce power rippler of R5C832
31	Add R3103	UDI05 pull high to disable external EEPROM
35	Add CON3203 and MDC relative circuit	Add MDC feature
38	Change power LED power from +5VS to +5V	Slove LED can't flash in S3

R1.2

Page	Action	Reason
4	Add U402 and relative circuit.	Add hardware thermal protection circuit
12	Change L1204,L1205,C1209,1210	For EMI request
12	Change L1210 to 1k ohm	Reduce leakage current.
13	Change L1304-L1306 to 150nH and C1308 C1310 C1312 change to 10pF	Improve CRT signal
21	All R1.2 modification in this page	Follow ADI recommend vlaue to get Vista logo.
22	All R1.2 modification in this page	Follow ADI recommend vlaue to get Vista logo.
23	All R1.2 modification in this page	Improve microphone quality
30	Add R3022	Reserve RF_LED feature
38	Del Q3005 and link PWR_LED#_R to LED directly	Cost down
41	Add F4101 and JP4101	Reserve, normal use JP4101
43	Add R4314	Reserve, normal no use

R2.0

Page	Action	Reason
5	Change C516,C517 value	Tune up accuracy of 14.318MHz.
17	Change C1702,C1703 value	Tune up accuracy of 32.768KHz.
21	Add R2111 to pull high	Avoid input pin NC.
29	Change C2911,C2915 value	Tune up accuracy of 32.768KHz.
36	Modify Q3601 circuit	Solve system will auto turn-on when remove USB HDD with external power.
38	Add C3804	For ESD request
41	Change R4508 from 16.9K to 20K ohm	Solve shutdown issue when plug-in AC jack in low battery mode.
10	Add CE1003	Reduce power rippler of +1.8V

R2.2

Page	Action	Reason
29	Add R2918 and change C2910 to 0.1uF	Solve CMOS clear issue.
33	Add C3306	Solve Type-H XD can't work normally.
38	Change R3805,R3806,R3809 to 180ohm(1/10W)	Improve Derating

R2.3

Page	Action	Reason
33	Change CON3301 to ALPS	Prevent card from being shaved by connector

<Variant Name>



Title : HISTORY

ASUSTeK COMPUTER INC

Engineer: Leon and George

Size

A3

Project Name

T12F

Rev

Date:

Tuesday, October 17, 2006

Sheet

46

of

61

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM		48	GPH0	VSUS_ON	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/		55	GPH2	IMVPOK#	I
37	PWM3/GPA3	/		69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#		76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GPIO	ICH7_PWROK	O
154	TXD/GPB1	CAP_LED	O	149	GPIO1	WATCH_DOG#	O
162	GPB2	SCR_L_LED	O	152	GPIO2	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GPIO3	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GPIO4	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GPIO5	BAT_LL#	O
6	KBRST#/GPB6	RC_IN#	O	174	GPIO6	BAT_LEARN	O
165	GPB7	THRO_CPU	O	8	GPL0	WLAN_ON#	O
				11	GPL1	BT_ON#	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	12	GPL2	RF_OFF_SW#	I
170	SMDAT1/GPC2	SMB1_DAT	I/O	20	GPL3	RF_LED	O
171	GPC3	/		92	CRX	CRX	I/O
172	TMRI0/WUI2/GPC4	ACIN_OC#	I				
175	GPC5	OP_SD#	O				
176	TMRI1/WUI3/GPC6	BAT_IN_OC#	I				
1	CK32KOUT/GPC7	/	O				
26	RI1#/WUI0/GPD0	PM_SUSB#	I				
29	RI2#/WUI1/GPD1	PM_SUSC#	I				
30	LPCRST#/WUI4/GPD2	PLT_RST#	I				
31	ECSCI#/GPD3	EXT_SCI#	O				
41	GPD4	/	I				
42	GIN7/GPD5	/					
62	TACH0/GPD6	FAN0_TACH	I				
63	TACH1/GPD7	/	O				
87	ADC4/GPE0	WLAN_SW#	I				
88	ADC5/GPE1	/	I				
89	ADC6/GPE2	MARATHON#	I				
90	ADC7/GPE3	DISTP_SW#	I				
2	PWRSW/GPE4	PWRSW#_EC	I				
44	WUI5/GPE5	/					
24	LPCPD#/WUI6/GPE6	LID_EC#	I				
25	CLKRUN#/WUI7/GPE7		O				
110	PS2CLK0/GPF0	/					
111	PS2DAT0/GPF1	/					
114	PS2CLK1/GPF2	/	I/O				
115	PS2DAT1/GPF3	/	I/O				
116	PS2CLK2/GPF4	TP_CLK					
117	PS2DAT2/GPF5	TP_DAT					
118	PS2CLK3/GPF6	PWRLMT#					
119	PS2DAT3/GPF7	/	I				
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AB18	GPIO00/IM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INTH#	I
AC21	GPIO06	BT_LED	I/O
AC18	GPIO07	/	I
E21	GPIO08	EXTSMI#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	/	O
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SCI#	I
E19	GPIO13	/	
R4	GPIO14	/	
E22	GPIO15	WLAN_LED#	I/O
AC22	GPIO16	PM DPRSLPVR	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STP_PCI#	STP_PCI#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STP_CPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	GPIO22/REQ4#	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O
R3	GPIO24	P4G_LED#	
D20	GPIO25	CB_SD#	
A21	GPIO26/EL_RSVD	BT_DET#	
B21	GPIO27/EL_STATE0		I
E23	GPIO28/EL_STATE1		
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O
AC19	GPIO33/AZ_DOCK_EN#	/	O
U2	GPIO34/AZ_DOCK_RST#	/	
AD21	GPIO35	ICH_GPIO35	O
AH19	GPIO36/SATA2GP	/	
AE19	GPIO37/SATA3GP	PCB_ID0	I/O
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIE Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

<Variant Name>

ASUSTeK COMPUTER INC

Title : GPIO Setting

Size

Project Name


Rev


Custom

T12F


Date: Monday, September 04, 2006

Sheet 48 of 61







+3VAO




+2.5VS




POWER PATH & BAT_LEARN




BATTERY IN DETECT




ADAPTER IN DETECT



+5VLCM, +5VCHG & +2.5VREF




POWER GOOD DETECTER




TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.5V_PWRGD


SUSC#_PWR POWER




R11_0317_6101



R11_0317_6102



SUSB#_PWR POWER





FOR POWER TEST

