









T12M Block Diagram



















For DDR2 add/cmd refer to split plane.





12G02502200F




Reserve Type H=9.2mm







Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V



DC FAN control




Thermal Sensor




Schematic diagram of the HT_MCP_RXD#7 signal path:

- +1.2VS supply connected to a 49.90ohm resistor (R7128).
- The other end of R7128 is connected to the HT_MCP_RXD#7 pin.
- The HT_MCP_RXD#7 signal is connected to the HT_MCP_RXD7 pin.
- The HT_MCP_RXD7 pin is connected to a 49.90ohm resistor (R7129).
- The other end of R7129 is connected to GND.


[illegible]



LCD Power




LCD LVDS Interface




Inverter & Backlight Control

LCD Backlight Control 15.4" WXGA , 1280*800


BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight




INVERTER Interface




VGA OUT




TV-OUT and VGA OUT Switch.




TV OUT




R close to IC within 1500 mils.
Place these resistors without stubs.



4*4 H.T link mode if mount R7128 and R7129.
Nvidia suggests to change 8*8.
Resisters setting can reference design guide
chapter12 (Page 176).






0524 Modified




DEPOP CIRCUIT




Fix POP of the internal speaker when power-on

SPEAKER




HeadPhone





PIN2 and PIN6 normal close
PIN4 and PIN5 normal open

External Microphone




PIN2 and PIN6 normal close
PIN4 and PIN5 normal open

Audio Amplifier






TV-Tuner

MDC CONN.






TPM CONN.








!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V




MINI PCIEX CONNECTOR




Instead of Mini-PCIE latch connector




BLUETOOTH CONNECTOR




Signal direction-
CLK: BT -> WLAN;
DATA: WLAN -> BT





SATA_HDD




PATA-HDD(Default)






CD-ROM




LPC DEGUG CONNCTOR














	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low

For Memory Stick Duo Adaptor shielding ground issue




Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	0 - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	0 - 3V	MDIO14	I/O - PU
MDIO05	0 - 3V	MDIO15	I/O - PU
MDIO06	0 - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU






Co-lay Mount



<32> 1394_FIL 1394_FIL
<32> 1394_REXT 1394_REXT
<32> 1394_VREF 1394_VREF
















Co-lay Mount

<32> XIN_1394 XIN_1394
XOUT_1394 XOUT_1394 <32>

Layout: SHIELD GND



- CINT#IREQ# 1 T7304 /PCMCIA
- CSERR#WAIT# 1 T7305 /PCMCIA
- CREQ#INPACK# 1 T7306 /PCMCIA
- CAUDIO/SPKR_IN#BVD2 1 T7307 /PCMCIA
- CSTOP#A20 1 T7308 /PCMCIA
- CDEVSEL#A21 1 T7309 /PCMCIA
- CTRDY#A22 1 T7310 /PCMCIA
- CIRDY#A15 1 T7311 /PCMCIA
- CSTSCG#STSCG#BVD1 1 T7312 /PCMCIA
- CBLOCK#A19 1 T7313 /PCMCIA
- CPERR#A14 1 T7314 /PCMCIA
- CCLKRUN#IOIS16# 1 T7315 /PCMCIA



PCMCIA SOCKET 0524 Modified

CCD1#	CCD2#
L	16bit
OTHER	32bit

Co-lay Mount




Closed to 1394 Connector Co-Layout




Title : CARDBUS SOCKET
ASUSTek COMPUTER INC
Engineer: Bruce_Lee

Size	Project Name	Rev
A3	T12M	1.1

Date: Tuesday, June 06, 2006 Sheet 35 of 63



Reserved ER




LAN LED



PHY Addr = 00001

LED0 :LINK
LED1 :Dupx
LED2 :10ACT
LED3 :100ACT
LED4 :COL


LED test only.-0307



	POR latch status	
	HIGH	LOW
ANE	Auto Negotiation Enable	Force mode
DUPLEX	Enable Full Duplex	Disable
SPEED	Operates at 100Mbps	10Mbps
RPTR	Repeater mode	Normal mode
LPDS	LPDS mode	Normal mode
MIISNIB	MIi mode	SNI mode




120mA




Close to PIN8



Internal Reg.Output+1.8v






Close to U7117




Close to U7132






RJ45+RJ11
100/10M







USB [3:0] -> USB PORT
 USB 4 -> NEW CARD
 USB 5 -> BT Module
 USB 6 -> CAMERA
 USB 7 -> MINI CARD






USB PORT 6 for USB CAMERA




SW Button




Mv:ParkerBell
Mg: Generic




Main Board LED







Touch PAD LED




all sw and LED be mounted except sw14 in SR stage-0414






POWER SWITCH


PR UNMOUNT




DISCHARGE CIRCUIT




TOUCH PAD




BATT. CONN.




DC Power Jack




A Hole / TOP Side



A Hole / Bottom Side





Without Battery & Pull out Adapter




Drill Hole for Fix


F Hole for CPU



銅柱 Hole for VGA 13GNC10M010



E Hole for Main board fix



T12M ER Update History

- 0518
0518-1: R7351 unmounted for LPC debug message display
0518-2: R7224 & C7207 unmounted for EC_ RST# timing impact,P-39
0518-3: Deleted OS#_OC P-U to RN76A for EC_ RST# timing impact,P-8
0518-4:Mount C7353 &C7354,R7413/R7415,R7418 for internal MIC,P-21

0518-5:H37 ,H38/H39 changed PN,P-24
0518-6:Mount R7522,P-39
0518-7:Correct KBC pin definition in CON14,p-29
0518-8:C487 tolerance be changed to X5R,P-28
0518-9:CON25 unmounted,ASSY' part,p-25
0518-10:Removed "JP7103" for MDC power option,p-24
0518-11: "L76" be changed current rating to 5A,P-42
0518-12:Unmounted "R7195",p-26

0518-13:R131 be change to 2.4KOHM , R132 be changed to 1.47kohm For MAC Vref,p-18
0518-14:"R1205" P-U power be changed from"+3VS " to "+3VS_LCD" for white screen when sys. reboot, p-14
0518-15:Added in "R7572"&"LED20" for brightness improvement,p-39

0519
0519-1:Changed D-SUB Conn. by ME ,P-15
0522
0522-1:EC ADC parts unmount ,P-29
0522-2:R7233 change part from"1.2kohm"to "0ohm',p-8
0522-3:R? reserved 100kohm,p-14
0522-4:N/A
0522-5:UNMOUNT FOR COST DOWN,P-42
0522-6:RESERVERD R? FOR CRX,P-28

0522-7:RESERVERD R? FOR COST DOWN,P-40


0522-8:UNMOUNTED R7219 and mounted R7220 power seq. controlled by EC,P-40
0522-9:BT_ON# controlled by EC,P-28 &P-19
0522-10:BL controlled by EC form DAC to PWM,P-28
0522-11:UM6K1N body diode changed direction,p-28
0522-12:Changed R7196 from 10kohm to 100kohm and mount,p-26
0522-13:DDR termination resistor SWAP,P-7


0524
0524-1:1394 power changed from +3vs to +3v, resume form s3 detect fail,p-32
0524-2: C7404 changed to 0.47uf for pwr. up seq.,p-34

- 0524
0524-1:CE15 changed net-name by EMI,P-38
0524-2:C7496 added in CRX signal,P-28



0525
0525-1:Q7159 GND changed to GND_AUDIO,EMI,P-22
0525-2:H62 change part no.,p-42


0529
0529-1-:Added in R7590 between GND and GND_AUDIO,P-21
0529-2:Added in R7591 between GND and GND_JACK,P-22






+12VSUS







+3VA0



+2.5VS




+1.5VSUS&+1.2VSUS




POWER PATH & BAT_LEARN


- AC_IN Threshold: 2.04Vmax A/D_DOCK_IN
> 17.44V active
- Adapter In(max) = $[0.075V/R_{sense}(A_{in})] \cdot [V_{CLS}/V_{REF}]$
 $R_{sense}(A_{in}) = 0.015\Omega$
 $V_{CLS} = 3.795V$
 $\Rightarrow I_{in(max)} = 4.488A$
 $\Rightarrow \text{Constant Power} = 19 \cdot 3.27 = 85.4W$
 $\Rightarrow R_{5708} = 20K, R_{5714} = 178K$
- Adapter In(max) = $[0.075V/R_{sense}(A_{in})] \cdot [V_{CLS}/V_{REF}]$
 $R_{sense}(A_{in}) = 0.02\Omega$
 $V_{CLS} = 3.803V$
 $\Rightarrow I_{in(max)} = 3.27A$
 $\Rightarrow \text{Constant Power} = 19 \cdot 3.27 = 62.13W$
 $\Rightarrow R_{5708} = 10K, R_{5714} = 68.1K$
- Charge Current $I_{chg} = [0.075V/R_{sense}(CHG)] \cdot [V_{ICTL}/V_{REF}]$
 $R_{sense}(CHG) = 0.025\Omega$
 $V_{ICTL} = 1.012V \Rightarrow I_{chg} = 2.51A$
 $V_{ICTL} = 1.012V \Rightarrow I_{chg} = 1.4A$
- $V_{bat} = Cell \cdot (V_{ref} - (V_{ICTL} - 1.8V) / 9.52)$
 $V_{ICTL} = 1.088V$
 $\Rightarrow V_{bat} = 4.2V$
- Mode pin : $V_{mode} > 2.5V$ (tie to LDO pin) $\Rightarrow$ 4 Cells
 $2.0 > V_{mode} > 1.6V$ (Booting) $\Rightarrow$ 3 Cells
 $0.8 > V_{mode}$ (tie to GND) $\Rightarrow$ Learning mode
- $V_{ICTL} < 0.8V$ or $DGIN < 7V \Rightarrow$ Charger Disable
- Precharge current=150mA
 $V_{ICTL_pre-2p} = 0.188V \Rightarrow I_{chg} = 157mA$
 $V_{ICTL_pre-1p} = 0.179V \Rightarrow I_{chg} = 149mA$




BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF



BATTERY ShutDown


V1.1

(H/W Battery low shutdown is 8.6V)




POWER GOOD DETECTOR

Avoid enter S4 fail.




CPUPWR_GD
DDR_PWRGD
VSUS_GD#
1.2V_1.0V_PWRGD

SUSC#_PWR POWER







SUSC#_PWR
EE Modified-0309


SUSB#_PWR POWER



SUSB#_PWR
EE Modified-0309







FOR POWER TEST

