


T13F SCHEMATIC R1.10

[illegible]

T13F BLOCK DIAGRAM



EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	N/A	
33	PWM1/GPA1	FAN_PWM	
36	PWM2/GPA2	N/A	
37	PWM3/GPA3	N/A	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	BATSEL_3S#	O
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	N/A	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RCIN#	O
165	GPB7	THRO_CPU	O
47	CLKOUT/GPC0	PWRGEAR_LED	O
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	CR_DRIVER#	O
172	TMR10/WUI2/GPC4	ACIN_OC#	I
175	GPC5	OP_SD#	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	EC_IDE_RST#	O
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4//GPD2	PCI_RST#	I
31	ECSCI#/GPD3	EXT_SCI#	O
41	GPD4	CR_POWER#	O
42	GIN7/GPD5	N/A	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	N/A	
87	ADC4/GPE0	WLAN_BTN#	I
88	ADC5/GPE1	N/A	I
89	ADC6/GPE2	MARATHON#	I
90	ADC7/GPE3	N/A	
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	N/A	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	N/A	
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	
115	PS2DAT1/GPF3	/	
116	PS2CLK2/GPF4	TP_CLK	I/O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	PWRLMT_EC#	I
119	PS2DAT3/GPF7	/	I
113	FA16/GPG0	FA16	
112	FA17/GPG1	FA17	
104	FA18/GPG2	FA18	
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	N/A	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	O
55	GPH2	CPUPWR_GD#	O
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPI0	ICH7_PWROK	O
149	GPI1	WATCH_DOG#	O
152	GPI2	N/A	
155	GPI3	CHG_EN#	O
156	GPI4	PRECHG	O
168	GPI5	BAT_LL#	O
174	GPI6	BAT_LEARN	O
81	ADC0	N/A	
82	ADC1	N/A	
83	ADC2	N/A	
84	ADC3	SYS_TEMP	I
93	ADC8	KID0	
94	ADC9	KID1	
99	DAC0	N/A	
100	DAC1	N/A	
101	DAC2	INVTTER_DA	O
102	DAC3	BATSEL_2P#	O

ICH7M_PCI EXPRESS:

PCI-E Device	PAIR
RTL8101E	1
GOLAN	2
NEWCARD	3

ICH7M_SMBUS ADDRESS :

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A4)
Thermal Sensor(MAX6657)	1001100x (98)

ICH7M_PCI_DEVICE:

PCI Device	IDSEL#	REQ/GNT#	Interrupts
R5C841	AD17	1	B, D


ICH7M_GPIO

Pin	Use As	Signal Name	Power
GPIO 00	i GPI	PM_BMBUSY#	+3VS
GPIO 01	i GPI	PCI_REQ#5	+3VS
GPIO [5:2]	i GPI	PCI_INT[E:H]#	+3VS
GPIO 06	i GPO	BT_LED_EN	+3VS
GPIO 07	i GPI	N/A	+3VS
GPIO 08	i GPI	EXTSMI#	+3VSUS
GPIO 09	i GPI	N/A	+3VSUS
GPIO 10	i GPI	N/A	+3VSUS
GPIO 11	i Native	SMB_ALERT#	+3VSUS
GPIO 12	i GPI	KBC_SCI#	+3VSUS
GPIO 13	i GPI	N/A	+3VSUS
GPIO 14	i GPI	N/A	+3VSUS
GPIO 15	i GPO	802_LED_EN	+3VSUS
GPIO 16	O 0 GPO	PM_DPRSPLVR	+3VS
GPIO 17	O 1 GPO	PCI_GNT#5	+3VS
GPIO 18	O 1 GPO	STP_PCI#	+3VS
GPIO 19	i 1 GPI	N/A	+3VS
GPIO 20	O 1 GPO	STP_CPU#	+3VS
GPIO 21	i 1 GPO	N/A	+3VS
GPIO 22	i 1 Native	PCI_REQ#4	+3VS
GPIO 23	i 1 Native	N/A	+3VS
GPIO 24	O 0 GPO	MSK_PCIRST	+3VSUS
GPIO 25	O 1 GPO	CB_SD#	+3VSUS
GPIO 26	O 0 GPO	BT_ON#	+3VSUS
GPIO 27	O 0 GPO	WLAN_ON#	+3VSUS
GPIO 28	O 0 GPO	MEMROM/YONAH#	+3VSUS
GPIO 29	i 0 Native	USB_OC#5	+3VSUS
GPIO 30	i 0 Native	USB_OC#6	+3VSUS
GPIO 31	i 0 Native	USB_OC#7	+3VSUS
GPIO 32	O 1 GPO	PM_CLKRUN#	+3VS
GPIO 33	O 1 GPO	N/A	+3VS
GPIO 34	O 0 GPO	CPU_Select	+3VS
GPIO 35	O 0 GPO	N/A	+3VS
GPIO 36	i 0 GPO	N/A	+3VS
GPIO 37	i 0 GPI	PCB_ID0	+3VS
GPIO 38	i 0 GPI	PCB_ID1	+3VS
GPIO 39	i 0 GPI	PCB_ID2	+3VS
GPIO [40:47]	NA	NA	NA
GPIO 48	Native	PCI_GNT#4	+3VS
GPIO 49	Native	H_PWRGD	+VCORE


<Variant Name>

		Title :	Schematic data
ASUSTeK COMPUTER INC		Engineer:	Marco Chen
Size	Project Name	Rev	
Custom	T13F	1.11	
Date: Tuesday, August 22, 2006		Sheet 3 of 63	




PWM FAN Control



CPU FAN will be forced on:
1) Thermal Sensor Over-temperature
2) WATCHDOG asserted by EC



Thermal Sensor



<Variant Name>

		Title : <u>FAN_CTRL&Thermal</u>	
ASUSTeK COMPUTER INC		Engineer: <u>Marco Chen</u>	
Size <u>Custom</u>	Project Name <u>T13F</u>	Rev <u>1.11</u>	
Date: <u>Tuesday, August 22, 2006</u>		Sheet <u>6</u> of <u>63</u>	

CPU_BSEL0 R701 1KOhm MCH_BSEL0 9
CPU_BSEL1 R702 1KOhm MCH_BSEL1 9
CPU_BSEL2 R705 1KOhm MCH_BSEL2 9

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

+3VS

C706
10UF/6.3V
GND

L701
120Ohm/100MHz

L702
120Ohm/100MHz

+3VS_CLK

C707
0.1UF/16V

C708
0.1UF/16V

C709
0.1UF/16V

C710
0.1UF/16V

C711
0.1UF/16V

C712
27PF/50V

C713
27PF/50V

C714
10PF/50V

C715
10PF/50V

C716
10PF/50V

C717
10PF/50V

C718
10PF/50V

C719
10PF/50V

C720
10PF/50V

C721
10PF/50V

C722
10PF/50V

C723
10PF/50V

C724
10PF/50V

C725
10PF/50V

C726
10PF/50V

C727
10PF/50V

C728
10PF/50V

C729
10PF/50V

C730
10PF/50V

C731
10PF/50V

C732
10PF/50V

C733
10PF/50V

C734
10PF/50V

C735
10PF/50V

C736
10PF/50V

C737
10PF/50V

C738
10PF/50V

C739
10PF/50V

C740
10PF/50V

C741
10PF/50V

C742
10PF/50V

C743
10PF/50V

C744
10PF/50V

C745
10PF/50V

C746
10PF/50V

C747
10PF/50V

C748
10PF/50V

C749
10PF/50V

C750
10PF/50V

C751
10PF/50V

C752
10PF/50V

C753
10PF/50V

C754
10PF/50V

C755
10PF/50V

C756
10PF/50V

C757
10PF/50V

C758
10PF/50V

C759
10PF/50V

C760
10PF/50V

C761
10PF/50V

C762
10PF/50V

C763
10PF/50V

C764
10PF/50V

C765
10PF/50V

C766
10PF/50V

C767
10PF/50V

C768
10PF/50V

C769
10PF/50V

C770
10PF/50V

C771
10PF/50V

C772
10PF/50V

C773
10PF/50V

C774
10PF/50V

C775
10PF/50V

C776
10PF/50V

C777
10PF/50V

C778
10PF/50V

C779
10PF/50V

C780
10PF/50V

C781
10PF/50V

C782
10PF/50V

C783
10PF/50V

C784
10PF/50V

C785
10PF/50V

C786
10PF/50V

C787
10PF/50V

C788
10PF/50V

C789
10PF/50V

C790
10PF/50V

C791
10PF/50V

C792
10PF/50V

C793
10PF/50V

C794
10PF/50V

C795
10PF/50V

C796
10PF/50V

C797
10PF/50V

C798
10PF/50V

C799
10PF/50V

C800
10PF/50V

C801
10PF/50V

C802
10PF/50V

C803
10PF/50V

C804
10PF/50V

C805
10PF/50V

C806
10PF/50V

C807
10PF/50V

C808
10PF/50V

C809
10PF/50V

C810
10PF/50V

C811
10PF/50V

C812
10PF/50V

C813
10PF/50V

C814
10PF/50V

C815
10PF/50V

C816
10PF/50V

C817
10PF/50V

C818
10PF/50V

C819
10PF/50V

C820
10PF/50V

C821
10PF/50V

C822
10PF/50V

C823
10PF/50V

C824
10PF/50V

C825
10PF/50V

C826
10PF/50V

C827
10PF/50V

C828
10PF/50V

C829
10PF/50V

C830
10PF/50V

C831
10PF/50V

C832
10PF/50V

C833
10PF/50V

C834
10PF/50V

C835
10PF/50V

C836
10PF/50V

C837
10PF/50V

C838
10PF/50V

C839
10PF/50V

C840
10PF/50V

C841
10PF/50V

C842
10PF/50V

C843
10PF/50V

C844
10PF/50V

C845
10PF/50V

C846
10PF/50V

C847
10PF/50V

C848
10PF/50V

C849
10PF/50V

C850
10PF/50V

C851
10PF/50V

C852
10PF/50V

C853
10PF/50V

C854
10PF/50V

C855
10PF/50V

C856
10PF/50V

C857
10PF/50V

C858
10PF/50V

C859
10PF/50V

C860
10PF/50V

C861
10PF/50V

C862
10PF/50V

C863
10PF/50V

C864
10PF/50V

C865
10PF/50V

C866
10PF/50V

C867
10PF/50V

C868
10PF/50V

C869
10PF/50V

C870
10PF/50V

C871
10PF/50V

C872
10PF/50V

C873
10PF/50V

C874
10PF/50V

C875
10PF/50V

C876
10PF/50V

C877
10PF/50V

C878
10PF/50V

C879
10PF/50V

C880
10PF/50V

C881
10PF/50V

C882
10PF/50V

C883
10PF/50V

C884
10PF/50V

C885
10PF/50V

C886
10PF/50V

C887
10PF/50V

C888
10PF/50V

C889
10PF/50V

C890
10PF/50V

C891
10PF/50V

C892
10PF/50V

C893
10PF/50V

C894
10PF/50V

C895
10PF/50V

C896
10PF/50V

C897
10PF/50V

C898
10PF/50V

C899
10PF/50V

C900
10PF/50V

C901
10PF/50V

C902
10PF/50V

C903
10PF/50V

C904
10PF/50V

C905
10PF/50V

C906
10PF/50V

C907
10PF/50V

C908
10PF/50V

C909
10PF/50V

C910
10PF/50V

C911
10PF/50V

C912
10PF/50V

C913
10PF/50V

C914
10PF/50V

C915
10PF/50V

C916
10PF/50V

C917
10PF/50V

C918
10PF/50V

C919
10PF/50V

C920
10PF/50V

C921
10PF/50V

C922
10PF/50V

C923
10PF/50V

C924
10PF/50V

C925
10PF/50V

C926
10PF/50V

C927
10PF/50V

C928
10PF/50V

C929
10PF/50V

C930
10PF/50V

C931
10PF/50V

C932
10PF/50V

C933
10PF/50V

C934
10PF/50V

C935
10PF/50V

C936
10PF/50V

C937
10PF/50V

C938
10PF/50V

C939
10PF/50V

C940
10PF/50V

C941
10PF/50V

C942
10PF/50V

C943
10PF/50V

C944
10PF/50V

C945
10PF/50V

C946
10PF/50V

C947
10PF/50V

C948
10PF/50V

C949
10PF/50V

C950
10PF/50V

C951
10PF/50V

C952
10PF/50V

C953
10PF/50V

C954
10PF/50V

C955
10PF/50V

C956
10PF/50V

C957
10PF/50V


C958
10PF/50V

C959
10PF/50V

C960
10PF/50V


RCOMP

For Calibrating FSB I/O Buffer




SCOMP

For Slow Rate Compensation on the FSB



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP Circuit



H_D#0[0..63] H_D#0[0..63]

U801A
H_D#0 F1 H_D#0_0
H_D#1 J1 H_D#1_1
H_D#2 H1 H_D#2_2
H_D#3 J6 H_D#3_3
H_D#4 H3 H_D#4_4
H_D#5 K2 H_D#5_5
H_D#6 G1 H_D#6_6
H_D#7 G2 H_D#7_7
H_D#8 K9 H_D#8_8
H_D#9 K1 H_D#9_9
H_D#10 K7 H_D#10_10
H_D#11 J8 H_D#11_11
H_D#12 H4 H_D#12_12
H_D#13 J3 H_D#13_13
H_D#14 K11 H_D#14_14
H_D#15 G4 H_D#15_15
H_D#16 T10 H_D#16_16
H_D#17 W11 H_D#17_17
H_D#18 T3 H_D#18_18
H_D#19 U7 H_D#19_19
H_D#20 U9 H_D#20_20
H_D#21 U11 H_D#21_21
H_D#22 T11 H_D#22_22
H_D#23 W9 H_D#23_23
H_D#24 T1 H_D#24_24
H_D#25 T8 H_D#25_25
H_D#26 T4 H_D#26_26
H_D#27 W7 H_D#27_27
H_D#28 U5 H_D#28_28
H_D#29 T9 H_D#29_29
H_D#30 W6 H_D#30_30
H_D#31 T5 H_D#31_31
H_D#32 AB7 H_D#32_32
H_D#33 AA9 H_D#33_33
H_D#34 W4 H_D#34_34
H_D#35 W3 H_D#35_35
H_D#36 Y3 H_D#36_36
H_D#37 Y7 H_D#37_37
H_D#38 W5 H_D#38_38
H_D#39 Y10 H_D#39_39
H_D#40 AB8 H_D#40_40
H_D#41 W2 H_D#41_41
H_D#42 AA4 H_D#42_42
H_D#43 AA7 H_D#43_43
H_D#44 AA2 H_D#44_44
H_D#45 AA6 H_D#45_45
H_D#46 AA10 H_D#46_46
H_D#47 Y8 H_D#47_47
H_D#48 AA1 H_D#48_48
H_D#49 AB4 H_D#49_49
H_D#50 AC9 H_D#50_50
H_D#51 AB11 H_D#51_51
H_D#52 AC11 H_D#52_52
H_D#53 AB3 H_D#53_53
H_D#54 AC2 H_D#54_54
H_D#55 AD1 H_D#55_55
H_D#56 AD9 H_D#56_56
H_D#57 AC1 H_D#57_57
H_D#58 AD7 H_D#58_58
H_D#59 AC6 H_D#59_59
H_D#60 AB5 H_D#60_60
H_D#61 AD10 H_D#61_61
H_D#62 AD4 H_D#62_62
H_D#63 AC8 H_D#63_63

H_XRCOMP E1
H_XSCOMP E2
H_XSWING E4
H_YRCOMP Y1
H_YSCOMP U1
H_YSWING W1

7 CLK_MCH_BCLK AG2
7 CLK_MCH_BCLK# AG1

H_CLKIN
H_CLKIN#

H_A#0[3..31] H_A#0[3..31]

H_A#0 H9 H_A#0_0
H_A#1 C9 H_A#1_1
H_A#2 E11 H_A#2_2
H_A#3 G11 H_A#3_3
H_A#4 F11 H_A#4_4
H_A#5 G12 H_A#5_5
H_A#6 E9 H_A#6_6
H_A#7 H11 H_A#7_7
H_A#8 J12 H_A#8_8
H_A#9 G14 H_A#9_9
H_A#10 D9 H_A#10_10
H_A#11 J14 H_A#11_11
H_A#12 H13 H_A#12_12
H_A#13 J15 H_A#13_13
H_A#14 E14 H_A#14_14
H_A#15 A11 H_A#15_15
H_A#16 C11 H_A#16_16
H_A#17 A12 H_A#17_17
H_A#18 A13 H_A#18_18
H_A#19 E13 H_A#19_19
H_A#20 G13 H_A#20_20
H_A#21 E12 H_A#21_21
H_A#22 B12 H_A#22_22
H_A#23 B14 H_A#23_23
H_A#24 C12 H_A#24_24
H_A#25 A14 H_A#25_25
H_A#26 C14 H_A#26_26
H_A#27 D14 H_A#27_27
H_A#28 H_A#28_28
H_A#29 H_A#29_29
H_A#30 H_A#30_30
H_A#31 H_A#31_31

H_ADSTB#0 B9 H_ADSTB#0_0
H_ADSTB#1 C13 H_ADSTB#1_1
H_AVREF C6 H_AVREF_0
H_BNR# F6 H_BNR#_0
H_BPR# C7 H_BPR#_0
H_BREQ#0 C7 H_BREQ#0_0
H_CPURST# B7 H_CPURST#_0
H_A7 A7 H_A7_0
H_DBY#0 C7 H_DBY#0_0
H_DEFER# J9 H_DEFER#_0
H_DPWR# H8 H_DPWR#_0
H_DRDY# K13 H_DRDY#_0
H_DVREF K13 H_DVREF_0

H_DINV#0 J7 H_DINV#0_0
H_DINV#1 W8 H_DINV#1_1
H_DINV#2 U3 H_DINV#2_2
H_DINV#3 AB10 H_DINV#3_3

H_DSTBN#0 K4 H_DSTBN#0_0
H_DSTBN#1 T7 H_DSTBN#1_1
H_DSTBN#2 Y5 H_DSTBN#2_2
H_DSTBN#3 AC4 H_DSTBN#3_3

H_DSTBP#0 K3 H_DSTBP#0_0
H_DSTBP#1 T6 H_DSTBP#1_1
H_DSTBP#2 AA5 H_DSTBP#2_2
H_DSTBP#3 AC5 H_DSTBP#3_3


H_HIT# D3 H_HIT#_0
H_HITM# D4 H_HITM#_0
H_LOCK# B3 H_LOCK#_0

H_REQ#0 D8 H_REQ#0_0
H_REQ#1 G8 H_REQ#1_1
H_REQ#2 B8 H_REQ#2_2
H_REQ#3 F8 H_REQ#3_3
H_REQ#4 A8 H_REQ#4_4

H_RS#0 B4 H_RS#0_0
H_RS#1 E6 H_RS#1_1
H_RS#2 D6 H_RS#2_2

H_SLP#0 E3 H_SLP#0_0
H_TRDY# E7 H_TRDY#_0


AGTL+ I/O Voltage Reference



H_CPURST#1 T801
TPC28T

<Variant Name>

ASUS		Title : Calistoga-CPU	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet 8	of 63



14 M_A_DQ[0..63]

15 M_B_DQ[0..63]

U801D

DDR SYSTEM MEMORY A

M_A_DQ0	AJ35	SA_DQ0
M_A_DQ1	AJ34	SA_DQ1
M_A_DQ2	AM31	SA_DQ2
M_A_DQ3	AM33	SA_DQ3
M_A_DQ4	AJ36	SA_DQ4
M_A_DQ5	AK35	SA_DQ5
M_A_DQ6	AJ32	SA_DQ6
M_A_DQ7	AH31	SA_DQ7
M_A_DQ8	AN35	SA_DQ8
M_A_DQ9	AP33	SA_DQ9
M_A_DQ10	AR31	SA_DQ10
M_A_DQ11	AP31	SA_DQ11
M_A_DQ12	AN38	SA_DQ12
M_A_DQ13	AM36	SA_DQ13
M_A_DQ14	AM34	SA_DQ14
M_A_DQ15	AN33	SA_DQ15
M_A_DQ16	AK26	SA_DQ16
M_A_DQ17	AL27	SA_DQ17
M_A_DQ18	AM26	SA_DQ18
M_A_DQ19	AN24	SA_DQ19
M_A_DQ20	AK28	SA_DQ20
M_A_DQ21	AL28	SA_DQ21
M_A_DQ22	AM24	SA_DQ22
M_A_DQ23	AP26	SA_DQ23
M_A_DQ24	AL22	SA_DQ24
M_A_DQ25	AP21	SA_DQ25
M_A_DQ26	AN20	SA_DQ26
M_A_DQ27	AL23	SA_DQ27
M_A_DQ28	AP24	SA_DQ28
M_A_DQ29	AP20	SA_DQ29
M_A_DQ30	AT21	SA_DQ30
M_A_DQ31	AR12	SA_DQ31
M_A_DQ32	AR14	SA_DQ32
M_A_DQ33	AP13	SA_DQ33
M_A_DQ34	AT13	SA_DQ34
M_A_DQ35	AT12	SA_DQ35
M_A_DQ36	AL14	SA_DQ36
M_A_DQ37	AL12	SA_DQ37
M_A_DQ38	AK9	SA_DQ38
M_A_DQ39	AN7	SA_DQ39
M_A_DQ40	AK8	SA_DQ40
M_A_DQ41	AK7	SA_DQ41
M_A_DQ42	AP9	SA_DQ42
M_A_DQ43	AL5	SA_DQ43
M_A_DQ44	AY2	SA_DQ44
M_A_DQ45	AT5	SA_DQ45
M_A_DQ46	AL5	SA_DQ46
M_A_DQ47	AY2	SA_DQ47
M_A_DQ48	AW2	SA_DQ48
M_A_DQ49	AP1	SA_DQ49
M_A_DQ50	AN2	SA_DQ50
M_A_DQ51	AY2	SA_DQ51
M_A_DQ52	AT3	SA_DQ52
M_A_DQ53	AN1	SA_DQ53
M_A_DQ54	AL2	SA_DQ54
M_A_DQ55	AG7	SA_DQ55
M_A_DQ56	AF9	SA_DQ56
M_A_DQ57	AG4	SA_DQ57
M_A_DQ58	AF6	SA_DQ58
M_A_DQ59	AG9	SA_DQ59
M_A_DQ60	AH6	SA_DQ60
M_A_DQ61	AF4	SA_DQ61
M_A_DQ62	AF8	SA_DQ62
M_A_DQ63		SA_DQ63

SA_BS_0	AU12	M_A_BS#0 14,16
SA_BS_1	AV14	M_A_BS#1 14,16
SA_BS_2	BA20	M_A_BS#2 14,16
SA_CAS#	AY13	M_A_CAS# 14,16
SA_DM_0	AJ33	M_A_DM0
SA_DM_1	AM35	
SA_DM_2	AL26	M_A_DM2
SA_DM_3	AN22	M_A_DM3
SA_DM_4	AM14	M_A_DM4
SA_DM_5	AL9	M_A_DM5
SA_DM_6	AR3	M_A_DM6
SA_DM_7	AH4	M_A_DM7
SA_DQS_0	AK33	M_A_DQS0
SA_DQS_1	AT33	M_A_DQS1
SA_DQS_2	AN28	M_A_DQS2
SA_DQS_3	AM22	M_A_DQS3
SA_DQS_4	AN12	M_A_DQS4
SA_DQS_5	AN8	M_A_DQS5
SA_DQS_6	AP3	M_A_DQS6
SA_DQS_7	AG5	M_A_DQS7
SA_DQS#_0	AK32	M_A_DQS#0
SA_DQS#_1	AU33	M_A_DQS#1
SA_DQS#_2	AN27	M_A_DQS#2
SA_DQS#_3	AM21	M_A_DQS#3
SA_DQS#_4	AM12	M_A_DQS#4
SA_DQS#_5	AL8	M_A_DQS#5
SA_DQS#_6	AN3	M_A_DQS#6
SA_DQS#_7	AH5	M_A_DQS#7
SA_MA_0	AY16	M_A_A0
SA_MA_1	AU14	M_A_A1
SA_MA_2	AW16	M_A_A2
SA_MA_3	BA16	M_A_A3
SA_MA_4	BA17	M_A_A4
SA_MA_5	AU16	M_A_A5
SA_MA_6	AV17	M_A_A6
SA_MA_7	AU17	M_A_A7
SA_MA_8	AW17	M_A_A8
SA_MA_9	AT16	M_A_A9
SA_MA_10	AU13	M_A_A10
SA_MA_11	AT17	M_A_A11
SA_MA_12	AV20	M_A_A12
SA_MA_13	AV12	M_A_A13
SA_RAS#	AW14	M_A_RAS# 14,16
SA_RCVENIN#	AK23	
SA_RCVENOUT#	AK24	
SA_WE#	AY14	M_A_WE# 14,16

U801E


DDR SYSTEM MEMORY B


M_B_DQ0	AK39	SB_DQ0
M_B_DQ1	AJ37	SB_DQ1
M_B_DQ2	AP39	SB_DQ2
M_B_DQ3	AR41	SB_DQ3
M_B_DQ4	AJ38	SB_DQ4
M_B_DQ5	AK38	SB_DQ5
M_B_DQ6	AN41	SB_DQ6
M_B_DQ7	AR41	SB_DQ7
M_B_DQ8	AT40	SB_DQ8
M_B_DQ9	AV41	SB_DQ9
M_B_DQ10	AU38	SB_DQ10
M_B_DQ11	AV38	SB_DQ11
M_B_DQ12	AP38	SB_DQ12
M_B_DQ13	AR40	SB_DQ13
M_B_DQ14	AW38	SB_DQ14
M_B_DQ15	AV38	SB_DQ15
M_B_DQ16	BA38	SB_DQ16
M_B_DQ17	AV36	SB_DQ17
M_B_DQ18	AR36	SB_DQ18
M_B_DQ19	AP36	SB_DQ19
M_B_DQ20	BA36	SB_DQ20
M_B_DQ21	AJ36	SB_DQ21
M_B_DQ22	AP35	SB_DQ22
M_B_DQ23	AP34	SB_DQ23
M_B_DQ24	AV33	SB_DQ24
M_B_DQ25	BA33	SB_DQ25
M_B_DQ26	AT31	SB_DQ26
M_B_DQ27	AU29	SB_DQ27
M_B_DQ28	AU31	SB_DQ28
M_B_DQ29	AW31	SB_DQ29
M_B_DQ30	AV29	SB_DQ30
M_B_DQ31	AW29	SB_DQ31
M_B_DQ32	AM19	SB_DQ32
M_B_DQ33	AL19	SB_DQ33
M_B_DQ34	AP14	SB_DQ34
M_B_DQ35	AN14	SB_DQ35
M_B_DQ36	AN17	SB_DQ36
M_B_DQ37	AM16	SB_DQ37
M_B_DQ38	AP15	SB_DQ38
M_B_DQ39	AL15	SB_DQ39
M_B_DQ40	AJ11	SB_DQ40
M_B_DQ41	AH10	SB_DQ41
M_B_DQ42	AJ9	SB_DQ42
M_B_DQ43	AN10	SB_DQ43
M_B_DQ44	AK13	SB_DQ44
M_B_DQ45	AH11	SB_DQ45
M_B_DQ46	AK10	SB_DQ46
M_B_DQ47	AJ8	SB_DQ47
M_B_DQ48	BA10	SB_DQ48
M_B_DQ49	AW10	SB_DQ49
M_B_DQ50	BA4	SB_DQ50
M_B_DQ51	AW4	SB_DQ51
M_B_DQ52	AY10	SB_DQ52
M_B_DQ53	AY9	SB_DQ53
M_B_DQ54	AW5	SB_DQ54
M_B_DQ55	AY5	SB_DQ55
M_B_DQ56	AW4	SB_DQ56
M_B_DQ57	AR5	SB_DQ57
M_B_DQ58	AK4	SB_DQ58
M_B_DQ59	AK3	SB_DQ59
M_B_DQ60	AT4	SB_DQ60
M_B_DQ61	AK5	SB_DQ61
M_B_DQ62	AJ5	SB_DQ62
M_B_DQ63	AJ3	SB_DQ63


SB_BS_0	AT24	M_B_BS#0 15,16
SB_BS_1	AV23	M_B_BS#1 15,16
SB_BS_2	AT28	M_B_BS#2 15,16
SB_CAS#	AR24	M_B_CAS# 15,16
SB_DM_0	AK36	M_B_DM0
SB_DM_1	AR38	
SB_DM_2	AT36	M_B_DM2
SB_DM_3	BA31	M_B_DM3
SB_DM_4	AL17	M_B_DM4
SB_DM_5	AH8	M_B_DM5
SB_DM_6	BA5	M_B_DM6
SB_DM_7	AN4	M_B_DM7
SB_DQS_0	AM39	M_B_DQS0
SB_DQS_1	AT39	M_B_DQS1
SB_DQS_2	AU35	M_B_DQS2
SB_DQS_3	AR29	M_B_DQS3
SB_DQS_4	AR16	M_B_DQS4
SB_DQS_5	AR10	M_B_DQS5
SB_DQS_6	AR7	M_B_DQS6
SB_DQS_7	AN5	M_B_DQS7
SB_DQS#_0	AM40	M_B_DQS#0
SB_DQS#_1	AU39	M_B_DQS#1
SB_DQS#_2	AT35	M_B_DQS#2
SB_DQS#_3	AP29	M_B_DQS#3
SB_DQS#_4	AP16	M_B_DQS#4
SB_DQS#_5	AT10	M_B_DQS#5
SB_DQS#_6	AT7	M_B_DQS#6
SB_DQS#_7	AP5	M_B_DQS#7
SB_MA_0	AY23	M_B_A0
SB_MA_1	AW24	M_B_A1
SB_MA_2	AY24	M_B_A2
SB_MA_3	AR28	M_B_A3
SB_MA_4	AT27	M_B_A4
SB_MA_5	AT28	M_B_A5
SB_MA_6	AU27	M_B_A6
SB_MA_7	AV27	M_B_A7
SB_MA_8	AW27	M_B_A8
SB_MA_9	AV24	M_B_A9
SB_MA_10	BA27	M_B_A10
SB_MA_11	AY27	M_B_A11
SB_MA_12	AR23	M_B_A13
SB_MA_13		
SB_RAS#	AU23	M_B_RAS# 15,16
SB_RCVENIN#	AK15	
SB_RCVENOUT#	AR27	M_B_WE# 15,16
SB_WE#		

<Variant Name>


		Title : Calistoga-DDR2	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet	10 of 63










CFG5 : DMI STRAP
 LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG[13:12] : GMCH TEST MODE SELECT
 00 = Partial CLK gating disable
 01 = XOR Mode Enable
 10 = ALL Z Mode Enable
11 = NORMAL OPERATION (Default)




CFG7 : CPU STRAP
 LOW = RESERVED
HIGH = Mobile Yonah CPU (Default)




CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANE
 HIGH = NORMAL OPERATION (Default)




CFG15 : ICH RESET Disable
 LOW = ICH RESET Disabled
HIGH = Normal Operation (Default)




CFG10 : HOST PLL VCO SELECT
 LOW = RESERVED
HIGH = MOBILITY (Default)



CFG16 : FSB Dynamic ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG11 : PSB 4x CLK ENABLE
 LOW = 4X ENABLED
HIGH = 8X ENABLED (Default)



CFG18 : GMCH Core Voltage Level
 LOW = 1.05V (Default)
 HIGH = 1.5V

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.




CFG19 : DMI LANE REVERSAL
 LOW = NORMAL (Default)
 HIGH = LANES REVERSED

<Variant Name>



		Title : Calistoga-Strap	
ASUSTek COMPUTER INC.		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet	13 of 63

DDR2 HAD SWAPED.

SMBus Slave Address:A0H



Layout Note: Place these Caps near SO DIMM 0




<Variant Name>

		Title : <u>DDR2 SO-DIMM_0</u>	
ASUSTek COMPUTER INC		Engineer: <u>Marco Chen</u>	
Size Custom	Project Name T13F		Rev <u>1.11</u>
Date: <u>Tuesday, August 22, 2006</u>		Sheet <u>14</u>	of <u>63</u>

SMBus Slave Address:A4H




DDR2 HAD SWAPED.



Layout note: Place array cap close to each pullup resistors terminated to +0.9VS


LCD Backlight Control

LCD Power





PR_NOTE: Change R1703 to 200K ohm, C1701 to 0.1uF/25V, D1704 to BAT54C and R1705 to 100ohm


LCD LVDS Interface



CCD connector






Inverter connector



BIOS BACK_OFF#: When user push "Fn+F7" button, BIOS active this pin to turn off back light.


CRT

PLACE NEAR CON181.



<Variant Name>

		Title : CRT CONN	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size Custom	Project Name T13F		Rev 1.11
Date: Tuesday, August 22, 2006		Sheet 18 of 63	



Clock Generator
DDR2 SO-DIMM

U1901C

SMB

SYS GPIO

GP

WRGD 100K power

POWER

R1.1 Item 12

7,14,15,33 SCL_3S C22
 7,14,15,33 SDA_3S B22
 LINKALERT# A26
 SM_LINK0 B25
 SM_LINK1 A25
 RING# A28
 R#

30 SPKR_LCH T2007 1 PM_SUS_STAT# A19
 TPC28T 10K0m R2001 A27
 SYS_STAT# A22
 SYS_RST#

9 PM_BMBUSY# AB18
 GPIO0/BM_BUSY#
 SMB_ALERT# B23
 SMBALERT#/GPIO11

7 STP_PC# AC20
 STP_CPU# AF21
 GPIO18/STPPC#
 GPIO20/STPCPU#

25 BT_ON# A21
 GPIO26

26 WEAN_ON# B21
 GPIO27
 35 MEMROMYONAH# T2018 1 E23
 GPIO28

27 PM_CLKRUN# TPC28T 1 AG18
 GPIO32/CLKRUN#





7 CPU_Select T2014 1 AC19
 TPC28T U2
 GPIO33/AZ_DOCK_EN#
 GPIO34/AZ_DOCK_RST#

26,29,33 PCIE_WAKE# F20
 27,34 INT_SERIRQ AH21
 PM_THRM# AF20
 WAKE#
 SERIRQ
 THRM#

T2001 1
 TPC28T





34,50,60 VRM_PWRGD R2004 00m AD22
 VRMPWRGD


39 BT_LED_EN T2017 1 AC21
 TPC28T AC18
 34 EXTSM# E21
 GPIO6
 GPIO7
 GPIO8




R1.1
Item 12

<u>MEMROM/YONAH#</u>	R2033	10KOhm
802_LED_EN	R2031	10KOhm
BT_LED_EN	R2032	10KOhm






SATA HDD CON




PATA ODD CON




<Variant Name>

ASUS		Title : HDD & ODD	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	T13F	1.11	
Date: Tuesday, August 22, 2006		Sheet 23 of 63	






<Variant Name>

ASUS		Title : USB PORT	
ASUSTek COMPUTER INC.		Engineer: Marco Chen	
Size Custom	Project Name T13F	Rev 1.11	
Date: Tuesday, August 22, 2006		Sheet 24 of 63	



Finger Printer

FINGER_PRINTER: 35mA (typical)



<Variant Name>



		Title : BT & FP	
ASUSTeK COMPUTER INC		Engineer: <i>Marco Chen</i>	
Size Custom	Project Name T13F		Rev 1.11
Date: Tuesday, August 22, 2006	Sheet	25	of 63

POWER CONSUMPTION:
+3VS: +3.003V~+3.597V
Max= 750 mA



+1.5VS:+1.425V~+1.575V
Max= 375 mA

+3VAUX_GOLAN:+3.003V~+3.597V
Max= 250 mA

+3VAUX_MDC:+3.003V~+3.597V
Max= 300 mA




Intel SPEC(18780):Internal
Pull UP 110Kohm






HERDER_2X25P
P/N:12G061200504




<Variant Name>




		Title : B TO B CONN(M)	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size Custom	Project Name T13F	Rev 1.11	
Date: Tuesday, August 22, 2006		Sheet 26	of 63







PCMCIA SOCKET







0.1uF are for RTL8111B VDD1 pins - 15, 21, 32, 33, 38, 41, 43, 49, 52 and 58.





0.1uF are for AVDDL pins - 5, 8, 11 and 14



0.1uF are for AVDDH pins - 2 and 59.




PLACE R2909, R2910, AND C2920 NEAR U2901.









ASUS		Title : LAN RTL8101E	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	T13F	1.11	
Date: Tuesday, August 22, 2006	Sheet	29	of 63

Digital




Input impedance: 64K ohm(Typical)







<Variant Name>		Title : ALC660-GR	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	T13F	1.11	
Date: Tuesday, August 22, 2006	Sheet	30	of 63

(Linein)FL = 15.9 Hz
(Linein)FH = 23.4K Hz




EMI Request




Place R3136, R3137, R3138, and R3139 near CON311


Fix POP of the internal speaker when power-off



Fix POP of the internal speaker when power-on






HP- JACK







<Variant Name>


ASUS		Title : G1420	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	T13F	1.11	
Date: Tuesday, August 22, 2006	Sheet	31	of 63











<Variant Name>

		Title : MICROPHONE	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size Custom	Project Name T13F		Rev 1.11
Date: Tuesday, August 22, 2006		Sheet 32 of 63	






Size Custom	Project Name T13F	Rev 1.11
Date: Tuesday, August 22, 2006		Sheet 35 of 63




MS_PRO <= 100mA
MMC < 60mA
SD <= 35mA


SD_PWRCTRL# / MS_PWRCTRL#
have internal pull-up resistor =>
Min:39K Norm:65K Max:116K ohm
and Each pin has 4KV ESD
protect function.



DNI RN3601, RN3602, RN3603, RN3604,
RN3605, RN3606 BY USING GL17E.





Place RN3601, RN3602, RN3603, RN3604,
RN3605, RN3606 near U3601







<Variant Name>

ASUS		Title : DISCHARGE	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	T13F	1.11	
Date: Tuesday, August 22, 2006	Sheet	37	of 63

FFC CONNECTER for T13Fv SW Board



INSTANT KEY for T13Fg




<Variant Name>


ASUS		Title : Key & FFC CONN	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	T13F	1.11	
Date: Tuesday, August 22, 2006	Sheet	38	of 63

PR_NOTE: Change all LED series resistors from 0402 to 0603 type
and change color from green to blue.


For POWER LED




For BATTERY LED




For WireLess LED




For BT LED




For SATA/IDE LED



For Num Lock




For Cap. Lock



DNI Q3902, R3902, R3905, LED391, R3914
and mount R3919, Q3906 for T13Fv


<Variant Name>

		Title : LEDs	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size Custom	Project Name T13F		Rev 1.11
Date: Tuesday, August 22, 2006		Sheet 39 of 63	




<Variant Name>

		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet	40 of 63





<Variant Name>

		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet	43 of 63




<Variant Name>

		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet 44 of 63	



<Variant Name>

ASUS		Title : BAT&Adapter conn	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size Custom	Project Name T13F		Rev 1.11
Date: Tuesday, August 22, 2006		Sheet 45 of 63	



<Variant Name>			
		Title : SCREW HOLE	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	T13F		1.11
Date:	Tuesday, August 22, 2006	Sheet	46 of 63

- R1.0 -> R1.1
- 1.)Page 6: DNI R611 because Int. pull-up resister exists in FAN module.

2.)Page 15: Add circuits to change DDR2 Vref from +0.9VS to +0.9V.

3.)Page 17: Change reference name from F3602 to F1701.

4.)Page 21: DNI U2103.

5.)Page 23: Change reference name C4511 -> C2311, C4513 -> C2313, C4512 -> C2312, C4514 -> C2310.

6.)Page 23: Change R2301 size from 0603 to 0402.

7.)Page 23: Add pull high resister R2306*DNI and pull down resister R2307*Mount for ODD cable select.

8.)Page 30: Change reference name L3008 -> R3020, L3009 -> R3021, L3010 -> R3022.

9.)Page 31: Delete R3133 and connect OP_SD# to D3103.2 directly.

10.)Page 32: Delete R3201 and connect MIC2_VREFOUTto R3203.1 directly.

11.)Page 34:DNI D604, R3411 and mount R3408, R3418 for thermal protection.

12.)Page 35: Add circuits to throttle CPU speed 50% when un-plug adapter and battery is 3S1P type.

13.)Page 35: Change keyboard matrix.

14.)Page 36: Change reference name from JP3403 to JP3601

15.)Page 36: Change R3622 size from 0402 to 0603.

16.)Page 39: Delete R3920 and change Q3906 and Q3907*2N7006 to Q3908*UM6K1N.

17.)Page 17: C1701 from 0.1uF/25V to 0.22Uf/25V to meet LCD power sequence.

18.)Page 36: Change C3614 and C3614 form 15pF to 20pF for ITTI recommendation.

19.)Page 34: Add ESD Protection*D3402 for Touch Pad.

20.)Page 27: Add series resister 33 ohm for PCI_FRAME# and PCI_AD13

21.)Page 34:Change Q3403**UM6K1N to Q3404, Q3405*2N7002.

22.)Page 18: Change L1801, L1802, and L1803 from bead to inductor.

23.)Page 19, 30: Change R1911, R1913, R1915, R1918 and R3002 from 33ohm to 39ohm.

24.)Page 6: Change R615 pull up from +3VS to +5VS_AUDIO.

25.)Page 6: Change R610 from 100ohm to 200ohm and reserve 1uF decoupling CAP.

26.)Page 27: Change R2718 from 510Kohm to 110Kohm and C2701 from 0.1uF to 0.47uF.

27.)Page 9, 11: Reserve C903, C904, C905, C906 and R1103 for EMI requirement.

28.)Page 21: Change R2104 from 22.6ohm to 21ohm to enhance USB driven strength.

29.)Page 19: Change C1901, and C1903 from 15p F to 12p F for ITTI recommendation.

30.)Page 45:Add L4506 and L4507 for EMI requirement.
- <Variant Name>



Title : [History\(1\)](#)

ASUSTeK COMPUTER INC

Engineer: [Marco Chen](#)

Size

Project Name

Rev


Custom

T13F

1.11

Date: [Tuesday, August 22, 2006](#)

Sheet **48** of **63**





<Variant Name>

		Title : History(2)	
ASUSTeK COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet	49 of 63



PIN	GND	VREF2	FLOAT	V5FILT
COMP	N/A	N/A	Current mode	D-CAP mode
TONSEL(KHz)	380/580	280/430	220/330	180/270
VF81	Adjustable output		5V fixed output	
VF82	Adjustable output		3V fixed output	
SKIPSEL	Auto-Skip	Auto-Skip(Faults off)	PWM	PWM
EN1,EN2	Swich off	NOT USE	Swich on	Swich on
EN3,EN5	LDO off	NOT USE	LDO on	LDO on(EN3 only)





.9 Volt +/-5% .9 Volt +/-5%

Design Current:1.05A

Maximum current:1.5A


OCF point is from TBD A to TBD A

1.8Volt +/-5%


Design Current:7.3A


Maximum current:10.5A

OCF point is from TBD A to TBD A




+2.5VS







		Title : EMPTY	
Engineer:			
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet 55 of 63	




		Title : EMPTY	
Engineer:			
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet 56 of 63	

POWER PATH & BAT_LEARN




```
Power limit Circuit
Viinp=Iinput*RS*Glinp*R5717
Viinp=0.998, RS=10mohm, Glinp=3uA/mV,
R5717=10K---->Iinput=3.32A
Pinput=63.08W
```




		Title : POWER_PIC	
Engineer:			
Size	Project Name		Rev
Custom	T13F		1.11
Date: Tuesday, August 22, 2006		Sheet 58 of 63	


BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF








POWER GOOD DETECTER




SUSC#_PWR POWER



SUSB#_PWR POWER







FOR POWER TEST

