

T76J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

CLOCK GEN.
ICS954310

PAGE 6

FAN + Thermal
ADT7473


PAGE 5

POWER ON
SEQUENCE

PAGE 29

POWER

VCORE	PAGE 50
SYSTEM	PAGE 51
1.5VS, 1.05VS	PAGE 52
DDR&VTT	PAGE 53
+3AO&2.5VS	PAGE 54
VGA_Core&VRAM	PAGE 55
1.2VSP	PAGE 56
CHARGER	PAGE 57
PIC	PAGE 58
DETECT	PAGE 59
PROTECT	PAGE 60
LOAD SWITCH	PAGE 61
FLOWCHART	PAGE 62
POWER SIGNAL	PAGE 63




<Variant Name>


ASUS		Title : BLOCK DIAGRAM	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006	Sheet	1	of 64

7 H_A#[31:3] H_A#[31:3]
7 H_REQ#[4:0] H_REQ#[4:0]


7 H_D#[63:0] H_D#[63:0]



YUNAH FSB667				YUNAH FSB667			
LFM	TYP	HFM		Min	Typ	Max	
VCC	1.14V	1.2V	1.356V	VCCP	0.997V	1.05V	1.102V
C4		C3	C0				
ICC	0.9A	7.59A	27A	ICCP			2.5A




VCCSENSE, VSSSENSE trace at 27.4 ohm with 50 mils spacing. Place PU and PD within 1" of CPU.




<Variant Name>


ASUS		Title : YONAH CPU (2)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	3 of 64




+VCCP Decoupling Capacitor (Place near CPU)




SCREW HOLE



FAN & THERMAL CONTROLLER




LPC DEBUG PORT



<Variant Name>

ASUS		Title : FAN & debug port	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	5	of 64



Latched Input Select

SELPCIE0_LCD#/PCI_CLK5

0 = LCDCLK Decide pin 17.18
1 = PCIE

SELPCIE0_LCD# 33PCI3

PC1_CLK2/REQ_SEL

0 = PCIECLK Decide pin 40.41
1 = PEREQ#


REQ_SEL 33PCI0

SELLCD_27#/PCICLK_F1

0 = 27FIX/27SS Pair
1 = LCD_CLK Pair

33PCIF1 R6337

Reserved for R1.0 Debug



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

PEREQ#1

0 = Enable control PCIE X6/0 through I2C
1 = Disable PCIE X6/0 Controlled

PEREQ#2

0 = Enable control PCIE X8/1 through I2C
1 = Disable PCIE X8/1 Controlled


PEREQ#3

0 = Enable control PCIE X4/2 through I2C
1 = Disable PCIE X4/2 Controlled

PEREQ#4

0 = Enable control PCIE X7/5/3 through I2C
1 = Disable PCIE X7/5/3 Controlled





15 M_A_DQ[0:63]

U39D

M_A_DQ0 AJ35
M_A_DQ1 AJ34
M_A_DQ2 AM31
M_A_DQ3 AM33
M_A_DQ4 AJ36
M_A_DQ5 AK35
M_A_DQ6 AJ32
M_A_DQ7 AH31
M_A_DQ8 AP35
M_A_DQ9 AP33
M_A_DQ10 AR31
M_A_DQ11 AP31
M_A_DQ12 AN38
M_A_DQ13 AM36
M_A_DQ14 AM34
M_A_DQ15 AN33
M_A_DQ16 AK26
M_A_DQ17 AL27
M_A_DQ18 AM26
M_A_DQ19 AN24
M_A_DQ20 AK28
M_A_DQ21 AL28
M_A_DQ22 AP26
M_A_DQ23 AP23
M_A_DQ24 AL22
M_A_DQ25 AP21
M_A_DQ26 AN20
M_A_DQ27 AL23
M_A_DQ28 AP24
M_A_DQ29 AP20
M_A_DQ30 AT21
M_A_DQ31 AR12
M_A_DQ32 AR14
M_A_DQ33 AP13
M_A_DQ34 AP12
M_A_DQ35 AT13
M_A_DQ36 AL14
M_A_DQ37 AL12
M_A_DQ38 AL12
M_A_DQ39 AK9
M_A_DQ40 AN7
M_A_DQ41 AK8
M_A_DQ42 AK7
M_A_DQ43 AP9
M_A_DQ44 AN9
M_A_DQ45 AT5
M_A_DQ46 AL5
M_A_DQ47 AW2
M_A_DQ48 AP1
M_A_DQ49 AN2
M_A_DQ50 AV2
M_A_DQ51 AT3
M_A_DQ52 AN1
M_A_DQ53 AL2
M_A_DQ54 AG7
M_A_DQ55 AF9
M_A_DQ56 AG4
M_A_DQ57 AF6
M_A_DQ58 AG9
M_A_DQ59 AH6
M_A_DQ60 AF4
M_A_DQ61 AF8
M_A_DQ62
M_A_DQ63

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2

SA_CAS#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13

SA_RAS#
SA_RCVENIN#
SA_RCVENOUT#
SA_WE#

AU12
AV14
BA20

AY13
AJ33
AM35
AL26
AM22
AM14
AI9
AR3
AH4

AK33
AT33
AN28
AM22
AN12
AN8
AP3
AG5
AK32
AU33
AN27
AM21
AM12
AL8
AN3
AH5

AY16
AU14
AW16
BA16
BA17
AU15
AU17
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13

AW14
AK23
AK24
AY14

M_A_BS#0 15,16
M_A_BS#1 15,16
M_A_BS#2 15,16
M_A_CAS# 15,16
M_A_DM[0:7] 15
M_A_DQS[0:7] 15
M_A_DQS#0:7 15
M_A_A[0:13] 15,16
M_A_RAS# 15,16
M_A_WE# 15,16

13,14 M_B_DQ[0:63]

U39E

M_B_DQ0 AK39
M_B_DQ1 AJ37
M_B_DQ2 AP39
M_B_DQ3 AR41
M_B_DQ4 AJ38
M_B_DQ5 AK38
M_B_DQ6 AP41
M_B_DQ7 AN41
M_B_DQ8 AT40
M_B_DQ9 AV41
M_B_DQ10 AU38
M_B_DQ11 AV38
M_B_DQ12 AP38
M_B_DQ13 AR40
M_B_DQ14 AV38
M_B_DQ15 AY38
M_B_DQ16 BA38
M_B_DQ17 AV36
M_B_DQ18 AR36
M_B_DQ19 AP36
M_B_DQ20 AU36
M_B_DQ21 AP35
M_B_DQ22 AP34
M_B_DQ23 AY33
M_B_DQ24 BA33
M_B_DQ25 AT31
M_B_DQ26 AU29
M_B_DQ27 AU31
M_B_DQ28 AW31
M_B_DQ29 AV29
M_B_DQ30 AV29
M_B_DQ31 AM19
M_B_DQ32 AL19
M_B_DQ33 AP14
M_B_DQ34 AN14
M_B_DQ35 AM17
M_B_DQ36 AM16
M_B_DQ37 AP15
M_B_DQ38 AL15
M_B_DQ39 AL15
M_B_DQ40 AJ11
M_B_DQ41 AH10
M_B_DQ42 AJ9
M_B_DQ43 AN10
M_B_DQ44 AK13
M_B_DQ45 AH11
M_B_DQ46 AK10
M_B_DQ47 AJ8
M_B_DQ48 BA10
M_B_DQ49 AW10
M_B_DQ50 BA4
M_B_DQ51 AW4
M_B_DQ52 AY10
M_B_DQ53 AY9
M_B_DQ54 AW5
M_B_DQ55 AY5
M_B_DQ56 AV4
M_B_DQ57 AR5
M_B_DQ58 AK4
M_B_DQ59 AK3
M_B_DQ60 AT4
M_B_DQ61 AK5
M_B_DQ62 AJ5
M_B_DQ63 AJ3

DDR SYSTEM MEMORY B

SB_BS_0
SB_BS_1
SB_BS_2

SB_CAS#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13

SB_RAS#
SB_RCVENIN#
SB_RCVENOUT#
SB_WE#

AT24
AV23
AY28

AR24
AK36
AR38
AT36
BA31
AL17
AH8
BA5
AN4

AM39
AT39
AU35
AR29
AR16
AR10
AR7
AN5
AM40
AU39
AT35
AP29
AP16
AT10
AT7
AP5

AY23
AW24
AR28
AT27
AT28
AU27
AV28
AV27
AW27
AV24
BA27
AY27
AR23

AU23
AK16
AK18
AR27


M_B_BS#0 13,14,16
M_B_BS#1 13,14,16
M_B_BS#2 13,14,16
M_B_CAS# 13,14,16
M_B_DM[0:7] 13,14
M_B_DQS[0:7] 13,14
M_B_DQS#0:7 13,14
M_B_A[0:13] 13,14,16
M_B_RAS# 13,14,16
M_B_WE# 13,14,16


CALISTOGA_Q137


CALISTOGA_Q137




<Variant Name>

ASUS		Title : Calistoga - DDR bus (3)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	9 of 64














Layout Note: Place these Caps near Memory Module













Place either terminator on each side



<Variant Name>

ASUS		Title :DDR3 ON BOARD(TOP)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	13	of 64




<Variant Name>

ASUS Title :DDR2 ON BOARD(BO)

ASUSTeK COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	2.0

Date: Thursday, August 31, 2006 Sheet 14 of 64




Top SO-DIMM:
12-025122005

Layout Note: Place these Caps near SO DIMM 1




Layout Note: Place these Caps near SO DIMM 1




TOP SIDE:
Channel A



<Variant Name>		Title :DDR2 SO-DIMM	
ASUS		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet 15 of 64		




- M_A_A[0..13] 9,15
- M_A_BS#[0..2] 9,15
- M_B_A[0..13] 9,13,14
- M_B_BS#[0..2] 9,13,14
- SCKE[0..3] 8,13,14,15
- ODT[0..3] 8,13,14,15




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS







FBA CMD/ADDR Termination




<Variant Name>

ASUS		Title G72M-Terminator	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J		2.0
Date: Thursday, August 31, 2006		Sheet	22 of 64







Layout note: R1091 needs to placed within 2" of ICH7, R1089 MUST BE PLACE WITHIN 2" OF R1091 w/o stub.

IDE_PDD[0..15]  IDE_PDD[0..15] 42

<Variant Name>		 Title : ICH7-M (1)	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006	Sheet	25	of 64

36 PCI_AD[0..31]


PCI_AD[0..31]

ICH7 Boot BIOS select



LPC	11	1	1	1
PCI	10	1	0	
SP1	01	0	1	

GNT#3 without PD, if NOT top-block swap(inter high)

U18B



U18D




<Variant Name>

ASUS Title : ICH7-M (2)




ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0
Date: Thursday, August 31, 2006	Sheet 26 of 64	

The signal has a weak internal pull down. If the signal is sampled high, this indicates that the system is strapped to the " No Reboot" mode.





GPIO 16 should NOT pull high(inter low)







<Variant Names>

ASUS		Title : ICH7M-(3)	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet 27 of 64	






MIC PreAmp & Mic Jack




<Variant Name>


ASUS		Title : MIC PREAMP & INT MIC	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date:	Thursday, August 31, 2006	Sheet	31 of 64



GAIN0	GAIN1	SE/BTL#	Av (inv)
0	0	0	6 dB
0	1	0	10 dB
1	0	0	15.6 dB
1	1	0	21.6 dB
X	X	1	4.1 dB



Can be substituted by UM6K1N or S11902DL




Substitute by a 1uF/25V(0805) 11-032110520


<Variant Name>

ASUS		Title : AUDIO_AMP & INT SPK	
ASUS&K COMPUTER INC		Engineer:	
Size	Project Name		
Custom	W7J		
Date: Thursday, August 31, 2006	Sheet 32 of 64	Rev 2.0	

JACK_IN#	OPTIC_HP#	SPDIF
L	H	LINE OUT
L	L	NO CONNECT
H	H	NO CONNECT




TESTBI/BADD PIN LPC ADDRESS SELETE High 4E h, LOW 2E h.
TEST PIN For normal operation, connect TESTI to GND.
PP PIN is connected to VDD, some special commands are enabled.




<Variant Name>

ASUS		Title : TPM 1.2	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	34 of 64



as close as possible to R5C832



IEEE1394/SD



AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.



MDIO02--> xDCE#

MDIO05--> SD Power Control 1 / xDWP

MDIO06--> xD/MS/SD LED Control

MDIO14--> xD Data

MDIO15--> xD Data

MDIO16--> xD Data

MDIO17--> xD Data

MDIO18--> xD CLE

MDIO19--> xD ALE

MDIO01--> MS Card Detect

MDIO03--> SD Write Protect

MDIO04--> SD Card Power0 Control/ MS Power Control

MDIO07--> SD External Clock/ MS External Clock

MDIO08--> SD Command/MS Bus State

MDIO09--> SD Clock/MS Clock

MDIO10--> SD Data 0/MS Data 0

MDIO11--> SD Data 1/MS Data 1



MDIO12--> SD Data 2/MS Data 2

MDIO13--> SD Data 3/MS Data 3

<Variant Name>



ASUS		Title : RICOH R5C832/PCI_A	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet 35 of 64	











```
MDIO02--> xDC#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE
```

Average supply current
VDD33 103mA
AVDD18+EVDD18 198mA
VDD15 367mA




<Variant Name>

ASUS		Title : GigaLAN	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	38 of 64




AZALIA MDC Connector




<Variant Name>

ASUS		Title : RJ11+45, MDC	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	39 of 64




<Variant Name>

ASUS		Title : Express Card	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	W7J		2.0
Date:	Thursday, August 31, 2006	Sheet	40 of 64




Mini Card Latch



<Variant Name>


ASUS		Title : MINICARD (802.11)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date:	Thursday, August 31, 2006	Sheet	41 of 64




Engineer:




Sheet

Rev	
2.0	





Bluetooth Module Connector




<Variant Name>


ASUS		Title : USB * 3ports & BT	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	45 of 64

Internal Keyboard Connector


EMI recommendation: To protect KBC destroy by ESD. Need put between KB connector and KBC, and close to the connector as possible.



LEDs




Touch Pad LED




<Variant Name>

ASUS		Title INTERNAL TP & KB & LEDs	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	46	of 64


Touch Pad Connector



DC-IN




Battery Connector




EXT BOARD


LID_SW_BD CN



Power Switch




CMOS Board



<Variant Name>

ASUS		Title: DCIN,BATT CON,EXT BOARD	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	47	of 64

Discharge




Poewr List

+3VA		+3VA	25,29,47,54,63
+3VSUS		+3VSUS	26,27,28,29,32,38,41,51
+5VA		+5VA	51,54,60
+5VSUS		+5VSUS	28,51,60
+3V		+3V	26,29,39,40,41,44,54,61
+5V		+5V	16,30,32,37,44,45,46,47,59,61
+12V		+12V	27,32,33,61
+3VS		+3VS	5,6,8,10,12,15,17,20,21,23,24,27,28,29,30,34,35,36,37,38,40,41,42,43,44,45,46,50,52,60,61
+5VS		+5VS	5,24,28,29,30,32,33,42,43,44,46,47,50,61
+12VS		+12VS	5,24,34,46,61
+VCORE		+VCORE	3,4,5,44,50
+VCCP		+VCCP	2,3,4,6,7,8,10,11,12,25,28,52
+1.2VSP		+1.2VSP	17,18,56
+2.5VS		+2.5VS	10,20,21,54
+1.8VS		+1.8VS	20,61
+0.9VS		+0.9VS	16,53
+1.5VS		+1.5VS	3,8,10,11,26,28,40,41,52
+VCC_RTC		+VCC_RTC	25,28
+1.8V		+1.8V	8,12,13,14,15,16,53
VTT_REF		VTT_REF	8,13,14,15,16
A/D_DOCK_IN		A/D_DOCK_IN	47,57,59,60
+VGA_VCORE		+VGA_VCORE	17,55



Power LED On







PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		
CARD READER	AD19	0	E
1394	AD19	0	F


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
Thermal Sensor	0101110x (2E)
PIC	1001001x (92)
Express Card	TBD
Mini Card	TBD


ICH7-M GPIO	W7J
GPIO 0	PM_BMBUSY#
GPIO 1	PCI_REQ#5
GPIO 2	PCI_INTE#
GPIO 3	PCI_INTF#
GPIO 4	PCI_INTG#
GPIO 5	PCI_INTH#
GPIO 6	BACK_OFF#
GPIO 7	MUTE_POP_ICHGPIO#
GPIO 8	EXTSMI#
GPIO 9	W_OLED#
GPIO 10	(PWRLMT#)
GPIO 11	SMBALERT#
GPIO 12	KBC_SCI#
GPIO 13	PWR_LED_1HZ
GPIO 14	WLAN_ON#
GPIO 15	802_LED_EN#
GPIO 16	DPRSLPVR
GPIO 17	GNT5#
GPIO 18	STP_PCI#
GPIO 19	Memoryclk
GPIO 20	STP_CPU#
GPIO 21	
GPIO 22	PCI_REQ#4
GPIO 23	LPC_DRQ#1
GPIO 24	SW_RST#
GPIO 25	CB_SD#
GPIO 26	MEM ID0
GPIO 27	MEM ID1
GPIO 28	MEM ID2
GPIO 29	USB_OC#5
GPIO 30	USB_OC#6
GPIO 31	USB_OC#7
GPIO 32	CLKRUN#
GPIO 33	BT_ON#
GPIO 34	FWH_WP#
GPIO 35	SATACLKREQ#
GPIO 36	BT_LED_EN#
GPIO 37	PCB_ID0
GPIO 38	PCB_ID1
GPIO 39	PCB_ID2
GPIO 48	GNT4#
GPIO 49	CPUPWRGD

KBC GPIO	W7J
P23	
P22	BAT_LEARN
P21	
P20	KBCRSM
P42	WATCHDOG
P43	
P44	xKBRC
P45	GA20
P46	KBDSCI
P47	CLKRUN#
P50	BAT_LLOW#
P51	TP_LED_CTRL#
P52	
P53	EXPD#
P54	LID_EC#
P55	BAT_IN#
P56	CPU_FAN_PWM
P57	ADJ_BL
P67	WB_AP
P66	M_MODE#
P65	
P64	ACIN#
P63	EOC#_LED
P62	C_PRESENT#
P61	ACZ_RST#_AUD
P60	
P75	KBDCLK_5S
P74	MOUSECLK_5S
P73	INTCLK_Q3
P72	KBDDATA_5S
P71	MOUSEDATA_5S
P70	INTDATA_Q3
P77	SMC_KBC
P76	SMD_KBC
P27	SCROLL_LED#
P26	NUM_LED#
P25	CAP_LED#
P24	SET_RSTNS#
P40	EXT_SMI#
P41	












+3VAO



+2.5VS



+1.2VSP



POWER PATH & BAT_LEARN

AC_IN Threshold 2.048Vmax AD_DOCK_IN
→ 17.44V active

Adapter In(max) = $[0.075V/Rsense(AD)] \cdot [VCL5/VREF]$
Rsense(AD)=0.015ohm
VCL5= 2.865V
⇒ In(max)=2.544A
⇒ Constant Power = $19 \cdot 2.544 = 48.336W$
⇒ RS708=20K,RS714=17K

Adapter In(max) = $[0.075V/Rsense(AD)] \cdot [VCL5/VREF]$
Rsense(AD)=0.015ohm
VCL5= 3.685V
⇒ In(max)=2.72A
⇒ Constant Power = $19 \cdot 3.27 = 62.13W$
⇒ RS708=20K,RS714=17K

Adapter In(max) = $[0.075V/Rsense(AD)] \cdot [VCL5/VREF]$
Rsense(AD)=0.015ohm
VCL5= 3.605V
⇒ In(max)=4.485A
⇒ Constant Power = $19 \cdot 4.485 = 85.4W$
⇒ RS708=20K,RS714=17K

Adapter In(max) = $[0.075V/Rsense(AD)] \cdot [VCL5/VREF]$
Rsense(AD)=0.015ohm
VCL5= 3.605V
⇒ In(max)=4.262A
⇒ Constant Power = $19 \cdot 4.262 = 80.98W$
⇒ RS708=20K,RS714=15K

Charge Current Ichg = $[0.075V/Rsense(CH)] \cdot [VCTL/3.6V]$
Rsense(CH)=0.025ohm
VCTL= 3V ⇒ Ichg = 2.5A
VCTL= 1.68V ⇒ Ichg = 1.4A




Charge Current Ichg = $[0.075V/Rsense(CH)] \cdot [VCTL/3.6V]$
Rsense(CH)=0.015ohm
VCTL= 2.52V ⇒ Ichg = 3.5A
VCTL= 1.6V ⇒ Ichg = 3.5A
VCTL= 1.6V ⇒ Ichg = 3.5A
0.8 > Vmode (Vn to GND) ⇒ Learning mode

Vbat = Cat 1 (Vbat - (VCTL - 1.6V) / 9.52))
VCTL= 1.58V
⇒ Ibat = 4.2A


Mode pin : Vmode > 2.8V (pin to LDO pin) ⇒ 4 Cells
2.0 > Vmode > 1.6V (floating) ⇒ 3 Cells
0.8 > Vmode (Vn to GND) ⇒ Learning mode

VCTL= 0.8V or DCIN < 7V ⇒ Charger Disable


Prepage current=150mA




PIC16F54C




BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF



BATTERY A/D_SD# (OVP)




POWER GOOD DETECTOR









TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.5V_PWRGD


SUSC#_PWR POWER




SUSB#_PWR POWER







FOR POWER TEST



Rev	Date	Description
R1.0	2005/10/15	1. Initial release.
R1.1	2005/11/29	1. Change Project name from W6J/H to W7J/F 2. Add NET: PWRLMT# to CPU pin: PROCHOT# (Page 2) 3. Add NET: DREFCLKSS,DREFCLKSS# to CLK GEN: pin17,pin18 (Page 6) 4. Add NET: DREFCLKSS,DREFCLKSS# to GMCH: C40,D41 (Page 8) 5. Pull high GMCH VCCA_LVDC to +2.5VS (Page 10) 6. Add Jumper at G72M pin: B4 (Page 20) 7. Change R6811 from 200Kohm to 100Kohm (Page 23) 8. Change U57,U58 from 74LVC1G32GV to NC7SZ08M5 (Page 24) 9. Change D2 from EC31QS04 to RB751V_40 (Page 24) 10. Add Double-pi filter in VGA port (Page 24) 11. Swap ICH PCIE lans (Page 26) 12. Change GPIO7 NET from WB_AP to MUTE_POP_ICHGPIO# (Page 27) 13. Add NET: PWR_LED_1HZ to ICH: GPIO13 (Page 27) 14. Add Q6197 in net: PCIE_WAKE# (Page 27) 15. Add Q6192 in net: PWR_SW#_Q (Page 29) 16. Change R719 from 100Kohm to 1Mohm (Page 29) 17. Change R306 from 1Mohm to 10Mohm (Page 29) 18. Change C388 from 0.33uF to 1uF (Page 29) 19. Change Pull-high LID_EC# from +3VSUS to +3V (Page 29) 20. Change Audio CODEC from ADI1986 to ALC660 (Page 30) 21. Change R6614 from 0ohm to 4.7Kohm (Page 32) 22. Change R6616 from 10Kohm to 51KOhm (Page 32) 23. Change R6613 from 0ohm to 4.7Kohm (Page 32) 24. Change R6615 from 10Kohm to 51KOhm (Page 32) 25. Add NET: MUTE_POP_ICHGPIO# to MUTE_POP# circuit (Page 32) 26. Add Q6193 in net: SUSCLK (Page 34) 27. Change SLB9635TT pin16 from PLT_RST# to BUF_PLT_RST# (Page 34) 28. Delete NET PME# (Page 36) 29. Change Pull-high MDIO04 from +3V to +3VS (Page 37) 30. Change Pull-high XD_PWR_EN from +3V to +3VS (Page 37) 31. Change PCIE lans from port 1 to port 2 (Page 38) 32. Add C6625,C6626 in phone connector (Page 39) 33. Change PCIE lans from port 3 to port 1 (Page 40) 34. Add NET: EXPD# to R5538 pin20 (Page 40) 35. Add NET: C_PRESENT# to R5538 pin9,pin10 (Page 40) 36. Change PCIE lans from port 2 to port 3 (Page 41) 37. Change Pull-high 802WLAN_ON# from +3V to +3VSUS (Page 41) 38. Change FWH packaging from PLCC to TSOP (Page 43) 39. Add NET: EXPD# to M38857 P53 (Page 44) 40. Add NET: WB_AP to M38857 P67 (Page 44) 41. Add NET: C_PRESENT# to M38857 P62 (Page 44) 42. Add NET: ACZ_RST#_AUD to M38857 P61 (Page 44) 43. Change U10,U6012 pin4 from SUSC# to SUSC (Page 45) 44. Add Q6196 in net: BTPWRCL# (Page 45) 45. Add R6922 between net: WIRELESS_LAN_ON/OFF# and WB_AP (Page 47) 46. Add Q6198 in +3VS discharge (Page 48) 47. Change Power LED ON circuit (Page 48)

Rev	Date	Description
R1.2	2005/12/20	1. Change R6491 from 23.2KOhm to 51KOhm (Page 5) 2. Add Q6200 at U42 :D2+,D2- (Page 5) 3. Add NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6) 4. Add RN79 at DREFCLKSS,DREFCLKSS# (Page 6) 5. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8) 6. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8) 7. Change R1001 from 1Kohm to C6631:0.1uF (Page 16) 8. Modify LCD enable circuit by U6059 (Page 23) 9. Change L89,L90,L92 to Bead 1200hm/100MHz (Page 24) 10. Change Q60,Q61 from SI1906DL to SI1902DL (Page 24) 11. Add C6632 in Y1 (Page 25) 12. Connect H_DPRSTP# to PU5000 (Page 25) 13. Change U69 from SN74LVC1G32G to 74LVC1G32GV (Page 26) 14. Disonnect STP_CPU# to PU5000 (Page 27) 15. Add GPIO9:W_OLED# (Page 27) 16. Change R523 from 10KOhm to 100KOhm (Page 29) 17. Change R303 from 10KOhm to C6630:1uF (Page 29) 18. Add R6936 in Net:PWR_SW#_Q (Page 29) 19. Add R6633,R6634,R6635,R6636 in CN20 (Page 31) 20. Add R6938 in +3.3Vaux (Page 41) 21. Change CE41,CE5705,CE25 from 100uF to 150uF (Page 45) 22. Add R6937 in BTPWRCL# (Page 45) 23. Change Q6180,Q6181 by Q6202 (Page 46) 24. Add Q6201,LED10 in WIRELESS_OLED# (Page 46) 25. Change R6686 from 0ohm to 4700hm (Page 47) 26. Add R6940 in Power Board +5Vs (Page 47)
R2.0	2006/2/23	1. Change R6491 from 51KOhm to 36.5KOhm (Page 5) 2. Del NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6) 3. Del RN79 at DREFCLKSS,DREFCLKSS# (Page 6) 4. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8) 5. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8) 6. Add R6945 at U6028: H22 (Page 18) 7. Add R6944 in MUTE_POP# (Page 32) 8. Change L5708 to R6943 (Page 38) 9. Del R6915,R6916,R6917 in CON15 (Page 40) 10. Change R613 from 10K ohm to 0 ohm (Page 42) 11. Change CON11 from 8 pin to 6 pin (Page 45) 12. Add R6946,R6947 at BATT_GND (Page 47) 13. Add D6040 at CN14 (Page 47)

<Variant Name>

		Title : History	
ASUSTek Computer INC. NB1		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet	64 of 64