

PROJECT U5A

Revision History

R1.0	SR	2005/05/17
R1.1	ER	2005/08/04
R2.0	PR	2005/10/07

SMB Signals

Host	Name	Devices	Address
Chipset	SMBCK,SMBDA	ICH6-M ADT7473(Thermal) ICS954213(Clock Genertor) DDR2 S0-DIMM	10h 2Eh D2h A0h


Power States

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+*VALWAYS	+*V	+*VS	Clocks
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3(Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5/Sort OFF	LOW	LOW	LOW	ON	OFF	OFF	OFF

PCI Devices



		APIC				Device Function
Bus#	Device#	Function#	REQ/GNT#	IDSEL	Interrupts	
Bus0	Device00	Function0				Intel 915GM Host Bridge / DRAM Controller
Bus0	Device01	Function0				Intel 915GM Virtual PCI to PCI
Bus0	Device02	Function0				Intel 915GM GMCH Integrated Graphics Device
Bus0	Device27	Function0				Azalia Controller
Bus0	Device28	Function0				PCI Express Port1
Bus0	Device28	Function1				PCI Express Port2
Bus0	Device28	Function2				PCI Express Port3
Bus0	Device28	Function3				PCI Express Port4
Bus0	Device29	Function0			A#	Intel UHCI USB Controller
Bus0	Device29	Function1			D#	Intel UHCI USB Controller
Bus0	Device29	Function2			C#	Intel UHCI USB Controller
Bus0	Device29	Function3			A#	Intel UHCI USB Controller
Bus0	Device29	Function7			H#	Intel EHCI USB Controller
Bus0	Device30	Function0				PCI to PCI Bridge
Bus0	Device30	Function2			B#	Intel Audio Controller
Bus0	Device30	Function3			B#	Intel Modem Controller
Bus0	Device31	Function0				Intel PCI-to-LPC Bridge
Bus0	Device31	Function1			C#	Intel IDE Controller
Bus0	Device31	Function2				SATA Controller
Bus1	Device03	Function0	2	AD19	F#	CardBus Bridge
Bus1	Device03	Function1	2	AD19	G#	IEEE 1394
Bus1	Device03	Function2	2	AD19	E#	SD Card Interface
Bus1	Device03	Function3	2	AD19	E#	Memory Stick Interface
Bus1	Device03	Function4	2	AD19	E#	xD Picture Card Interface
Bus1	Device04	Function0	1	AD20	E#	Ethernet Controller
Bus1	Device05	Function0	3	AD21	C#/D#	Mini PCI

DOTHAN/ALVISO-GM BLOCK DIAGRAM




M38857MB_GPIO	Use As	Signal Name	Description
P20	GPO	ANKEY_RSM	Anykey wakeup
P21			
P22	GPO	BAT_LEARN	Switch AC power on or off
P23	GPO	802_ON#	Notify wireless LED status change
P27	GPO	SCROLLOCK#_3	
P42	GPO		
P43	GPI	LID_RSM#	Notify LID switch status
P44	GPO	KBDPQRST_3Q	
P45	GPO	A20GATE_3Q	
P46	GPO	KBDSCI_3Q	Trigger EC's SCI event
P47	GPIO	CLKRUN#_3	
P50	GPI	BAT_LLOW#_0C	Battery low event
P51			
P52	GPO		
P53	GPO	BTPWRCL#	Control Bule Tooth on/off
P54	GPI	BAT_TYPE_3S1P#	Show battery type
P55	GPI	BAT_IN#_0C	Battery IN/OUT event
P56	GPO	CODEC_SHDN#	Switch CODEC power on/off
P57	GPO	TPD_LED_OFF#	Switch TPD LED on/off
P67	GPO	WIRELESS_LAN_ON#	Control wireless LAN module on/off
P66	GPI	BAT_SAVING#	
P65			
P64	GPI	ACIN_0C	AC IN / OUT event
P63	GPO		
P62	GPI	CHG_FULL_0C	End of charger status
P61			
P60			
P77	GPO	SMC_BAT	
P76	GPIO	SMD_BAT	
P26	GPI	KBNUM#_3	Notify NUM key status change
P25	GPI	KBCAP#_3	Notify CAP key status change
P24	GPO	PCIRST#_GATE	Block PCIRST# during S3 resume
P40			

ICH6_GPIO	Use As	Signal Name
GPI7	GPI	MEMORY_FREQ
GPI8	GPI	EXTSMI#
GPI11	GPI	LID_RSM#
GPI12	GPI	KB_SCI#
GPI13	GPI	
GP018	GPO	STP_PCI#
GP019	GPO	PWRLED_1HZ
GP021		
GP023	GPO	FWH_WP#
GPI025	GPO	CB_SD#
GPI027	GPI	PCB_ID0
GPI028	GPI	PCB_ID1
GPI40	GPI	PANEL__ID0
GPI41	GPI	PANEL__ID1



FSB	BSEL1	BSEL0
400	0	1
533	0	0

1.0V - 1.2V(+/- 5%)
S0-S1M: 2.5
A(CPU,MCH,IICH)




0.745V - 1.356V(+/- 1.5%)
C0: 27 A
C3: 7.59A
C4: 0.9A


VCC


GND

CPU VCCP Decoupling Capacitor




+VCCP (CPU) Decoupling Capacitor (Place near CPU)








C31
0.1UF/10V
X7R

CGF[2:0]
 001 = 533 MT/S (533MHz) FSB
 101 = 400 MT/S (400MHz) FSB












CFG5 : LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG6 : LOW = DDR2 SDRAM
HIGH = DDR SDRAM (Default)




CFG7 : CPU STRAP
LOW = Mobile Prescott
HIGH = Dothan CPU (Default)




CFG8 : PCI-X POWER SAVING
LOW = PCI-X Power Saving
HIGH = Default




CFG9 : PCIE GRAPHIC LANE
LOW = REVERSE LANE
HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT
LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)



CFG18 : VCC SELECT
LOW = 1.05V (Default)
HIGH = 1.5V











CFG19 : VTT SELECT
LOW = 1.05V (Default)
HIGH = 1.2V



CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.

SDVOCRTL_DATA LOW = No SDVO device present (Default)







BGA_92P

Byte 0

Byte 1

Byte 2






Byte 3








BGA_92P






Byte 4

Byte 5






Layout Note: Place these Caps near Memory Module






Layout Note: Place these Caps near Memory Module



SM_A_MA[0:13] SM_A_MA[0:13] 8,14
SM_A_DQ[0:63] SM_A_DQ[0:63] 8
SM_A_DM[0:7] SM_A_DM[0:7] 8
SM_A_DQS[0:7] SM_A_DQS[0:7] 8
SM_A_DQS#[0:7] SM_A_DQS#[0:7] 8



Byte 0

Byte 1

Byte 2





Byte 3




Byte 5

Byte 4


Byte 6


Byte 7








MEMORY_FREQ	ON Board DDR2 Frequency
H	400 MHz
L	533 MHz








Place 0.01uF within 100mils of ICH near pin AA19




Place 4X0.1uF Distribute near pin ICH6 Package edge












































Place BOTH within 100mils of ICH near pin D27









Place 0.1uF within 100mils of ICH near pin AG23





Place BOTH within 100mils of ICH near pin A17
















PLACE termination close to source IC



FS_C	FS_B	FS_A	HOST CLOCK
CFG2	CFG1	CFG0	
BSEL0	BSEL1		
1	0	1	100
0	0	1	133




The RSMRST#_RSM must transition from 20% signal level to 80% signal level and vice-versa in 50 us or less.




Provide sufficient current to GIGA LAN controller





R2.0 Modified




R2.0 Modified




GAIN 2	GAIN 1	VOL	Speaker Gain	HP Gain
0	0	0 V	6 dB	0 dB
0	1	0 V	7.5 dB	0 dB
1	0	0 V	9 dB	3 dB
1	1	0 V	10.5 dB	3 dB
















Unidirectional buffers (high impedance buffers) are required on both HSYNC and VSYNC to prevent potential electrical overstress and illegal operation of the GMCH, since some display monitors may attempt to drive HSYNC and VSYNC signals back to GMCH.




Pin	Number	Name	Description
4	RSVD(PI05)	Reserved for BT_Active output to 802.11g for co-existence. This is optional if you need activity signaling scheme	
5	BT_Priority/CH_Clk (PI04)	BT Priority AND Channel Clock for WCS	
6	HW_DIS#(Optional)	Disable BT Device when low	
7	CH_Data(PI06)	Channel Data for WCS(Standard), or WLAN_Active input from 802.11b for Activity Signaling which is optional	











AC_BAT_SYS	AC_BAT_SYS	27,35,36,37,38,40,42
A/D_VIN	A/D_VIN	33,42
+5V	+5V	7,17,24,30,32,33,35,41
+5VS	+5VS	17,20,21,23,24,25,26,28,29,32,35
+3VALWAYS	+3VALWAYS	15,16,17,18,21,23,35
+3VALWAYS_P	+3VALWAYS_P	23,25,30,32,33,35
+3V	+3V	18,20,21,23,30,32,33,35,37,41
+3VS	+3VS	9,13,15,16,17,18,20,21,22,23,24,26,27,28,29,30,32,34,35,37,38,39,40
+2.5VS	+2.5VS	7,9,10,17,29,39
+1.8V	+1.8V	7,9,10,11,12,13,37
+1.5VS	+1.5VS	4,7,9,16,17,38
+1.5VALWAYS	+1.5VALWAYS	17,35
+0.9VS	+0.9VS	14,37
+VCC_GMCH	+VCC_GMCH	4,5,6,7,9,10,15,17,26,38
+VCCP	+VCCP	4,5,6,7,9,10,15,17,26,38
+VCCP	+VCCP	5,21,40
+VCC_RTC	+VCC_RTC	15,17,32
+5VA_CODEC	+5VA_CODEC	24,25
+5VA	+5VA	17,36,39
+2.5VREF	+2.5VREF	39,41,42

Discharge circuit for power fast down








Audio Board





Touch PAD






For ICH6 Thermal
13GN8K10T010







<Variant Name>





PROJECT: U5A

REVISION: 2.0
DATE: Tuesday, September 27, 2005
SHEET: 36 OF 46

DESCRIPTION: SYSTEM



SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER :



Need to change R728 to 4.53K ohm 1% 0603.

<Variant Name>



<Variant Name>



PROJECT: U5A

REVISION

2.0

DATE: Tuesday, September 27, 2005

SHEET 39 OF 46


DESCRIPTION:







2.5VS_PWRGD


SCHEMATIC FILE NAME :



RELEASE DATE :

DESIGN ENGINEER :









Revision History

Rev1.1_EE

1. Replace LAN controller Marvell 8001 with RealTek 8111B because of large power consumption of 8001 when system power on-----Page 18.
2. Change audio codec vender from RealTek ALC861VS to ADI1986A for cost issue. -----Page 24.
3. Add a cap (22pF) to CLK_KBCPCI for EMI issue -----Page 22.
4. The net BTPWRCL# need be pulled up to +3V through a resistor due to port 53 is open drain ----- Page 21.
5. Replace internal mic near codec to solve the white noise problem ----- Page 24.
6. Remove C620 to avoid damage HDD motor. -----Page .
7. Add a EC pin (port 57)to control the TPD LED on / off (synchronous to Fn+F9) -----Page 21 .
8. Delete the Pin 5 of CON2 (LID_BOT#) and connect to ground. -----Page 32.
9. Replace net AC/DC_In with A/D_DOCK_IN due to D91 is removed to main board from I/O board -----Page 33.
- 10.Connect pin 88 of CON1 to +3VALWAYS_P and swap PWR_LED_UP from pin 88 to pin 8 -----Page 33.
- 11.Add a GPIO pin (CODEC_SHDN#) to switch +5VA_CODEC power on or off -----Page 24.
- 12.Add a circuit to control power of blue tooth -----Page 30.
- 13.Remove HDD protection IC circuit-----Page 34.
- 14.Add a control circuit to dominate USB power for avoiding that self power leakage current flow into +5V when system is powered off. -----Page 30.
- 15.Add a MOS to control wireless on or off -----Page 20.
- 16.Change vender of DDR2 SODIMM connector from QUASAR to TYCO for cost issue. -----Page 13.

Rev 2.0_EE

1. Swap pin of RTC battery to match battery module define. -----Page 32.
2. R896 need be pulled up to +3VS to solve problem S3 (S4) wake on LAN failed issue. -----Page 18.
3. Change R156 value from 1K ohm (2.2 volt) to 680 ohm (3.3 volt) for correcting PCIE_WAKE# level. -----Page 18.
4. Remove C269 to solve pop noise when entry S3 state-----Page 25.
5. Remove LAN power control circuit -----Page 18.
6. Remove ODD device power control circuit -----Page 28.
7. Redefine pin define of CON5 to support EDI and color enhanced function-----Page 27.
8. Change D8 compoment from F01J4L to F01J2E to provide corrct level (0.42 volt --> 0.24 volt)of back_off# after LID_RSM# actived-----Page 23.
9. Change C579 value to sovl e that power button LED and power LED will flash once after power off system-----Page 35.
- 10.Add a 100k ohm to CON25.6 to provide correct level-----Page 30.
- 11.Reserve caps on each pin of CON26 for ESD issue-----Page 30.

Revision History

Rev1.1_Power

- 1. Page 40: Changed net name from "MCH_OK" to "SYS_PWRGD"
- 2. Page 36: Added R923(1M) ohm resistor for dischargging voltage to Q80.3; R695 changed to 7.47K(increase OCP); R696 changed to 9.53K(increase OCP).
- 3. Page 36: +5V ouput current upgraded from 2.5A to 4.5A changed L46 to 3.3uH and added C767 (100uF/6.3V). Changed L46 to 3.3uH.
- 4. Page 37: Changed C610 to 3300pF (increase frequency to reduce ripple current); R726 changed to 120K, R728 changed to 4.7K, R723 changed to 4.7K.
- 5. Page 38: Changed L50 to 3.3uH (to meet transient spec). R742 to 100K ohm (OCP). R741 to 100K ohm (OCP).
- 6. Page 40: R775 to 442 ohm, R764 and R766 to 475 ohm to lower the droop voltage. C647 and CE10 to 330uF to meet transient spec. R774 to 63.4K (OCP 30A).
- 7. Page 42: Changed charger IC (U59) from MB39A119 to MAX8725.
- 8. Page 38: Added components (D924, R925, R926, D92, R927, R939) to make sure the enable pins (U49.21, U49.8) does not exceed 5V.
- 9. Page 42: Added D91, this diode is removed from the I/O BD.
- 10. Page 41: Changed net name on U55.3 to "A/D_VIN_0".
- 11. Page 35: Updated 3VA0 circuit to 600mA.
- 12. Page 37: The enable signal to +1.8V changed to "SUSC_ON".
- 13. Page 42: Q103 source is connected to AC_BAT-SYS.
- 14. Page 42: C761 foot print changed to C7343d-h122.


Rev1.2_Power


- 1. Page 42: After SMT, changed R908 to /*, this is 3 battery charge voltage setting. Replaced R802 with 20m Ohm resistor to improve total power.
- 2. Page 36: Changed C585 footrpint to C0805.
- 3. Page 35: After SMT, changed R942 to /*, R941 is stuffed with 100K0hm. This is to increase OCP for +3VALWAYS from .45A to .65A. Changed C579 from 1uF to 0.1uF to speed up SUSC_ON time.
- 4. Page 37: Changed R723 to 2.32K OCP2.5A. Changed C610 to 2200pF, increase frequency from 190KHz to 240KHz. Changed R728 to 4.53K, Vout 1.811V.
- 5. Page 38: Changed L50 to 1.5uH/10A, changed L49 to 3.3uH/3.5A to improve transient response.
- 6. Page 40: Changed C641, C651 to 1000pF/50V X7R 10%.
- 7. Page 37: Changed D21 footprint to "sod323".
- 8. Page 40: 8/31/05 Added two more resistors for sensing the Vcore voltage more accurately.
- 9. Page 42: 9/5/05: changed Q103 to Fairchild part because Toshiba does not respond to GA.
- 10. Page 35: 9/5/05: changed Q73 to Rohm part because Toshiba does not respond to GA.
- 11. Page 41: 9/5/05: Changed L54 and L59 to 3A bead. U58.3 tied to Gnd.
- 12. Page 40: 9/8/05: Changed Q93 and Q95 to SI4932, changed Q94 and Q96 to SI4336.
- 13. Page 40: 9/9/05: Changed L51 and L52 to .56uH/15A 10 x 10 mm packaging to solve thermal issue.


PROJECT U5A IO & Audio Board

Revision History

R1.0	SR	2005/01/17
R1.1	SR	2005/06/2
R1.2	ER	2005/07/6
R2.0	PR	2005/09/21










- [1] NOT INSTALLED
[2] AS CLOSE AS POSSIBLE TO DEVICE TERMINALS.
[3] CLK LINES : SHIELDED BY GND. (RECOMMENDED)

MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
MS Power Control
MDIO07--> SD External Clock/
MS External Clock
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE





SHIELD GND[3]
*CLOCK LINE
FOR CARDBUS
MODE






*TPA/TPA#,TPB/TPB# pair trace : As close as possible.
 *TPA/TPA#,TPB/TPB# pair trace : Same length electrically.
 *TPBIAS traces from pin to the filter capacitors : Short and wide.
 *Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).


[1] NOT INSTALLED
 [2] AS CLOSE AS POSSIBLE TO DEVICE TERMINALS.




Power Switch



To correct the problem when MS Duo adaptor is in use.




CardBus Connector





SD/MMC/MS/MS-PRO Card Reader Socket


To correct the problem when MS Duo adaptor is in use.



MDIO00-->	SD Card Detect
MDIO01-->	MS Card Detect
MDIO02-->	XD Card Enable
MDIO03-->	SD Write Protect / XD Card Ready/Busy#
MDIO04-->	SD/MS/XD Card Power0 Control
MDIO05-->	XD card Write Protect
MDIO06-->	SD/MS/XD LED
MDIO07-->	SD/MS External Clock
MDIO08-->	SD Command/MS Bus State /XD Card Write Enable
MDIO09-->	SD/MS Clock /XD Card Read Enable
MDIO10-->	SD/MS/XD Data 0
MDIO11-->	SD/MS/XD Data 1
MDIO12-->	SD/MS/XD Data 2
MDIO13-->	SD/MS/XD Data 3
MDIO14-->	XD Data 4
MDIO15-->	XD Data 5
MDIO16-->	XD Data 6
MDIO17-->	XD Data 7
MDIO18-->	XD Card Command Latch
MDIO19-->	XD Card Address Latch

















2 A/D_VIN  A/D_VIN

2 A/D_DOCK_IN  A/D_DOCK_IN













Revision History






Rev1.2

- 1. Add on 3VS discharge circuit.
- 2. Add on EMI solution.
- 3. Replace X1, C33 and C36 for cost issue.
- 4. Add on USB Power isolation circuit for S4 state.

Rev2.0

- 1. U7.1 link to GND
- 2. Add on Pull low 10K for PowerOnLED and BT LED in Indicator Board.





R2.0 Modify

