

[illegible][illegible]

BLOCK DIAGRAM

Penryn SFF
ULV
(SU3300 TDP 5.5W)
(Dual Core TDP 10W)
956 uFCBGA

FSB
800MHz

CLOCK GENERATOR
RTM875T-336-VB
FAN & THERMAL
SENSOR

POWER

VCORE
SYSTEM
I/O_1.5VS & 1.05VS
I/O_DDR & VTT
I/O_ +1.8VS
CHARGER

LVDS
CRT

GS45 Express
1363 uFCBGA

DDR2 SDRAM 800MHz

STANDARD
DDR2 DIMM

STANDARD
DDR2 DIMM

DMI
100MHz

2.5" HDD

SATA

ICH9M SFF
569 uFCBGA

USB

PCI-E

ALCOR
AU6433D53

CARD
READER

10/100
LAN controller
Atheros
AR8132

RJ45

Minicard
WLAN

USB2.0 * 1

BLUETOOTH

IO Board

INT MIC
EXT MIC
Line Out
INT SPK

ALC269
Audio Codec

Azalia

LPC
33MHz

USB 2.0

EMBEDDED
CONTROLLER
IT8502

BIOS ROM

INTERNAL
KB & TP


CAMERA


USB2.0 * 2


<Variant Name>

ASUS		Title :BLOCK DIAGRAM	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size Custom	Project Name UL20A	Rev 2.0	
Date: Wednesday, July 29, 2009		Sheet	2 of 97



10 H_D#[63:0] H_D#[63:0]
10 H_A#[35:3] H_A#[35:3]
10 H_REQ#[4:0] H_REQ#[4:0]







+VCCP Decoupling Capacitor (Place near CPU)



Thermal Trip signal (From CPU to ICH-9M and sequence)

Decoupling guide from Intel

VCCORE	10uF mount	*4pcs
	0.1uF mount	*5pcs
VCCP	1uF	*12pcs
	270uF	*1pcs
VCCA	0.01uF	*1 pcs
	10uF	*1 pcs

<Variant Name>

ASUS		Title :CPU CAPACITORS
ASUSTeK COMPUTER INC		Engineer: Jerry Yu
Size Custom	Project Name UL20A	Rev 2.0
Date: Monday, August 03, 2009	Sheet	5 of 97


5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

		Title :		
ASUSTeK COMPUTER INC		Engineer: Jerry Yu		
Size	Project Name			Rev
Custom	UL20A			2.0
Date: Wednesday, July 29, 2009		Sheet 6 of 97		


<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size	Project Name		Rev
Custom	UL20A		2.0
Date: Wednesday, July 29, 2009		Sheet	6 of 97




PN : 12G02533200E


STD



Layout Note: Place these Caps near SO DIMM 0 (A)



PN : 12G02533200D
REV




<Variant Name>

ASUS		IM-DDR3 SO-DIMM CHANNEL B	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size Custom	Project Name UL20A	Rev 2.0	
Date: Monday, August 03, 2009	Sheet 8 of 97		


M_A_A[0..13] 7,13
M_A_BS[0..2] 7,13
M_B_A[0..13] 8,13
M_B_BS[0..2] 8,13
M_CKE[0..3] 7,8,11
M_ODT[0..3] 7,8,11



Layout note: Place array cap close to each pullup resistors terminated to +0.9VS



8 56Ohm 9 RN0904H
1 56Ohm 16 RN0902A

+0.9VS





Place on Top

H_CPURST#

H_CPUSLP#

H_D#0	J7	H_D#_0
H_D#1	H6	H_D#_1
H_D#2	L11	H_D#_2
H_D#3	J3	H_D#_3
H_D#4	H4	H_D#_4
H_D#5	G3	H_D#_5
H_D#6	K10	H_D#_6
H_D#7	K12	H_D#_7
H_D#8	L1	H_D#_8
H_D#9	M10	H_D#_9
H_D#10	M6	H_D#_10
H_D#11	N11	H_D#_11
H_D#12	L7	H_D#_12
H_D#13	K6	H_D#_13
H_D#14	M4	H_D#_14
H_D#15	K4	H_D#_15
H_D#16	P6	H_D#_16
H_D#17	W9	H_D#_17
H_D#18	V6	H_D#_18
H_D#19	V2	H_D#_19
H_D#20	P10	H_D#_20
H_D#21	W7	H_D#_21
H_D#22	N9	H_D#_22
H_D#23	P4	H_D#_23
H_D#24	U9	H_D#_24
H_D#25	V4	H_D#_25
H_D#26	U1	H_D#_26
H_D#27	W3	H_D#_27
H_D#28	V10	H_D#_28
H_D#29	U7	H_D#_29
H_D#30	W11	H_D#_30
H_D#31	U11	H_D#_31
H_D#32	AC11	H_D#_32
H_D#33	AC9	H_D#_33
H_D#34	Y4	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	AB6	H_D#_36
H_D#37	AB9	H_D#_37
H_D#38	AE10	H_D#_38
H_D#39	AA1	H_D#_39
H_D#40	AC3	H_D#_40
H_D#41	AC7	H_D#_41
H_D#42	AD12	H_D#_42
H_D#43	AB4	H_D#_43
H_D#44	Y6	H_D#_44
H_D#45	AD10	H_D#_45
H_D#46	AA11	H_D#_46
H_D#47	AB2	H_D#_47
H_D#48	AD4	H_D#_48
H_D#49	AE7	H_D#_49
H_D#50	AD2	H_D#_50
H_D#51	AE3	H_D#_51
H_D#52	AG9	H_D#_52
H_D#53	AG7	H_D#_53
H_D#54	AE11	H_D#_54
H_D#55	AK6	H_D#_55
H_D#56	AF6	H_D#_56
H_D#57	AF9	H_D#_57
H_D#58	AE12	H_D#_58
H_D#59	AH6	H_D#_59
H_D#60	AH4	H_D#_60
H_D#61	AJ7	H_D#_61
H_D#62	AE9	H_D#_62
H_D#63		H_D#_63

HOST

H_SWING	B6	H_SWING
H_RCOMP	D4	H_RCOMP

H_CPURST#	J11	H_CPURST#
H_CPUSLP#	G9	H_CPUSLP#

H_VREF	L17	H_VREF
H_DVREF	K18	H_DVREF

897605

H_A#_3	L15	H_A#3
H_A#_4	B14	H_A#4
H_A#_5	C15	H_A#5
H_A#_6	D12	H_A#6
H_A#_7	E14	H_A#7
H_A#_8	G17	H_A#8
H_A#_9	B12	H_A#9
H_A#_10	J15	H_A#10
H_A#_11	D16	H_A#11
H_A#_12	C17	H_A#12
H_A#_13	D14	H_A#13
H_A#_14	K16	H_A#14
H_A#_15	F16	H_A#15
H_A#_16	B16	H_A#16
H_A#_17	C21	H_A#17
H_A#_18	D18	H_A#18
H_A#_19	J19	H_A#19
H_A#_20	J21	H_A#20
H_A#_21	B18	H_A#21
H_A#_22	D22	H_A#22
H_A#_23	G19	H_A#23
H_A#_24	J17	H_A#24
H_A#_25	L21	H_A#25
H_A#_26	L19	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	D20	H_A#28
H_A#_29	K22	H_A#29
H_A#_30	F18	H_A#30
H_A#_31	K20	H_A#31
H_A#_32	F20	H_A#32
H_A#_33	F22	H_A#33
H_A#_34	B20	H_A#34
H_A#_35	A19	H_A#35

H_ADS#	F10	H_ADS#
H_ADSTB#_0	A15	H_ADSTB#0
H_ADSTB#_1	C19	H_ADSTB#1
H_BNR#	G9	H_BNR#
H_BPRI#	B8	H_BPRI#
H_BREQ#	C11	H_BREQ#
H_DEFER#	E5	H_DEFER#
H_DBSY#	D6	H_DBSY#
HPLL_CLK	AH10	HPLL_CLK
HPLL_CLK#	AJ11	HPLL_CLK#
H_DPWR#	G11	H_DPWR#
H_DRDY#	H2	H_DRDY#
H_HIT#	C7	H_HIT#
H_HITM#	F8	H_HITM#
H_LOCK#	A11	H_LOCK#
H_TRDY#	D8	H_TRDY#

H_DINV#_0	L9	H_DINV#0
H_DINV#_1	N7	H_DINV#1
H_DINV#_2	AA7	H_DINV#2
H_DINV#_3	AG3	H_DINV#3

H_DSTBN#_0	K2	H_DSTBN#0
H_DSTBN#_1	N3	H_DSTBN#1
H_DSTBN#_2	AA3	H_DSTBN#2
H_DSTBN#_3	AF4	H_DSTBN#3

H_DSTBP#_0	L3	H_DSTBP#0
H_DSTBP#_1	M2	H_DSTBP#1
H_DSTBP#_2	Y2	H_DSTBP#2
H_DSTBP#_3	AF2	H_DSTBP#3

H_REQ#_0	J13	H_REQ#0
H_REQ#_1	L13	H_REQ#1
H_REQ#_2	C13	H_REQ#2
H_REQ#_3	G13	H_REQ#3
H_REQ#_4	G15	H_REQ#4

H_RS#_0	F4	H_RS#0
H_RS#_1	F2	H_RS#1
H_RS#_2	G7	H_RS#2

3 H_A#[35:3] H_A#[35:3]

3 H_REQ#[4:0] H_REQ#[4:0]

3 H_D#[63:0] H_D#[63:0]

T1002


Close to NB

T1003

CLK_MCH_BCLK# 29

CLK_MCH_BCLK# 29

<Variant Name>



<Variant Name>



Title :NB GS45 DMI

ASUSTek COMPUTER INC

Engineer: Jerry Yu

Size

Project Name

Custom

UL20A

Rev



2.0

Date: Monday, August 03, 2009

Sheet

11 of

97




C1210,C1211,C1212 for EMI

<Variant Name>

ASUS		Title :NB GS45 DISPLAY	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size B	Project Name UL20A		Rev 2.0
Date: Monday, August 03, 2009	Sheet 12 of 97		


7 M_A_DQ[0:63]



897605

DDR SYSTEM MEMORY A

8 M_B_DQ[0:63]





897605


DDR SYSTEM MEMORY B

<Variant Name>

ASUS		Title :NB GS45 DDR3 BUS	
ASUSTek COMPUTER INC		Engineer: Jerry Yu	
Size Custom	Project Name UL20A	Rev 2.0	
Date: Monday, August 03, 2009	Sheet	13	of 97









CFG5 : DMI STRAP
H = DMI X 4 (Default)
L = DMI X 2


CFG6 : ITPM Host Interface
 (Relate to SPI_MOSI)
H = ITPM Disable (Default)
L = ITPM enable(Can disable by SW)




CFG7 : Intel ME Crypto Strap
H = With confidentiality (Default)
L = Without confidentiality




CFG9 : PCIE Graphic Lane Reverse
H = Normal (Default)
L = Lanes Reverse




CFG10 : PCIE Loopback
H = Disable (Default)
L = Enable



CFG16 : FSB Dynamic ODT
H =Enable (Default)
L = Disable




CFG12 : ALL-Z Mode
H =Disable (Default)
L = Enable




CFG13 : XOR Mode
H = Disable (Default)
L = Enable

CFG [13:12] : XOR/ALL-Z
 00 = Reserved
 01= XOR Mode Enabled
 10= All-Z Mode Enabled
11= Normal Operation (Default)



CFG19 : DMI Lane Reversal
H =DMI Lane Reversal
L = Normal (Default)




CFG20 : SDVO/PCIE CONCURRENT MODE
L = Only Digital display port or PCIE is Operational (Default)
H = Digital display port and PCIE are operating simultaneously via the PEG port

<Variant Name>

ASUS		Title :NB GS45 STRAPPING	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size Custom	Project Name UL20A		Rev 2.0
Date: Monday, August 03, 2009		Sheet 17 of 97	

5					4					3					2					1				
D																								
C																								
B																								
A																								
<Variant Name> ASUS® Title : ASUSTeK COMPUTER INC Engineer: <i>Jerry Yu</i> Size A Project Name UL20A Rev 2.0 Date: <i>Wednesday, July 29, 2009</i> Sheet 19 of 97																								
5					4					3					2					1				

RTC BAT



[ICH TP3, ACZ SDOUT] : XOR Chain Entrance Strap

00 = Reserved

01= Enter XOR Chain

10= Normal Operation (Default)

11= Set PCIe Port Config Bit 1

GPIO33:Flash Descriptor Security Override


High = Enable (Default)
Low = Overridden

SR Check
Q2202可否直接SHORT

SPKR
No Reboot Strap
Low = Default
High = No Reboot

PCB ID	GPIO37 PCB ID0	GPIO38 PCB ID1	GPIO39 PCB ID2
MBR1.0	0	0	0
MBR1.2	0	0	1
MBR2.0	0	1	0

CL_VREF0 routing rules
Width = 12 mils min
Spacing = 12 mils min
Break-out = 5 mils on 5 mils for 300 mils max





D

D

C

C

B

B

A

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: *Jerry Yu*

Size

A

Project Name


UL20A

Rev

2.0

Date: Wednesday, July 29, 2009

Sheet 25 of 97




<Variant Name>


		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name		Rev
<i>A</i>	UL20A		<i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	26 of 97

	5	4	3	2	1	
D						D
C						C
B						B
A	<Variant Name> ASUS® Title : ASUSTeK COMPUTER INC Engineer: <i>Jerry Yu</i> Size A Project Name UL20A Rev 2.0 Date: <i>Wednesday, July 29, 2009</i> Sheet 27 of 97					A
	5	4	3	2	1	








8Mb SPI ROM



Internal Keyboard




<Variant Name>

ROM FLASH ROM TOUCH PAD KB

ASUS		Title :	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size	Project Name	Rev	
Custom	UL20A	2.0	
Date: Monday, August 03, 2009	Sheet	31	of 97


Parade PS8101T: Optional /PS
Stuff: R3216 R3219 R3201 R3215
No stuff:R3202 R3207 R3204 R3205 R3203 R3220 R3211 Q3202
R3210 R3208 R3209 R3206 Q3201.

PERICOM PI3VDP411LSZDE: Optional /PI
No stuff: R3216 R3219 R3201 R3215
Stuff:R3202 R3207 R3204 R3205 R3203 R3220 R3211 Q3202
R3210 R3208 R3209 R3206 Q3201.







<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name		Rev
<i>A</i>	UL20A		<i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	35 of 97



6/29 DesignIP R1.3





<Variant Name>

ASUS		Title : AUD MIC CONN	
ASUSTek COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name	UL20A	Rev
Custom			2.0
Date: <i>Monday, August 03, 2009</i>		Sheet 37 of 97	

	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

<Variant Name>

		Title :		
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>		
Size	Project Name			Rev
<i>A</i>	UL20A			<i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	39	of 97

D

D

C

C

B

B

A

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: *Jerry Yu*

Size

A

Project Name

UL20A

Rev

2.0

Date: Wednesday, July 29, 2009


Sheet

40

of

97

	5	4	3	2	1	
D						D
C						C
B						B
A	<Variant Name> ASUS® Title : ASUSTeK COMPUTER INC Engineer: <i>Jerry Yu</i> Size A Project Name UL20A Rev 2.0 Date: <i>Wednesday, July 29, 2009</i> Sheet 41 of 97					A
	5	4	3	2	1	



<Variant Name>

**ASUS**[®]


Title: **CARD READER AU6371**

ASUSTeK COMPUTER INC

Engineer: **Jerry Yu**

Size	Project Name	Rev
Custom	UL20A	2.0


Date: **Wednesday, July 29, 2009** Sheet 42 of 97



<Variant Name>

		Title : CB EXPRESS CARD CONN	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size A	Project Name UL20A		Rev 2.0
Date: Wednesday, July 29, 2009		Sheet	43 of 97


LPC DEBUG PORT



<Variant Name>





		Title :BUG DEBUG PORT	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size A	Project Name UL20A		Rev 2.0
Date: Monday, August 03, 2009		Sheet 44 of 97	

LCD Power



LVDS CONN

12G171040309 5/19



<Variant Name>

ASUS		Title : LVDS CONN	
ASUSTek COMPUTER INC		Engineer: Jerry Yu	
Size	Project Name	UL20A	Rev
Custom			
Date: Monday, August 03, 2009		Sheet	46 of 97

D

C

8

A

↓

D

C

8

A

↓

5

4

3

2

1

<Variant Name>



ASUSTeK COMPUTER INC

Title : CRT D-SUB CONN

Engineer: *Jerry Yu*

Size
Custom

Project Name	UL20A
--------------	--------------

Rev	2.0
-----	-----

Date: Wednesday, July 29, 2009

Sheet 47 of 97

D

C

B

1 A

<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: *Jerry Yu*

Size

A

Project Name


UL20A

Rev

2.0

Date: Wednesday, July 29, 2009


Sheet 48 of 97



<Variant Name>

ASUS		Title : CRT D-SUB CONN	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size	Project Name		Rev
Custom	UL20A		2.0
Date: Monday, August 03, 2009		Sheet	49 of 97

Thermal Seneor




Route CPU_THRM_DA , CPU_THRM_DC and MEM_THRM_DA , MEM_THRM_DC on the same layer


-----OTHER SIGNALS
10 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
10 mils
-----OTHER SIGNALS

Avoid FSB,Power

FAN CONN



SATA HDD





<Variant Name>

ASUS		Title : XDD SATA HDD CONN
ASUSTeK COMPUTER INC		Engineer: Jerry Yu
Size Custom	Project Name UL20A	Rev 2.0
Date: Monday, August 03, 2009	Sheet 51 of 97	

USB CONN *2

USB : MB



<Variant Name>

ASUS		Title :USB 2.0 CONN*2	
ASUSTek COMPUTER INC		Engineer: Jerry Yu	
Size	Project Name	Rev	
Custom	UL20A	2.0	
Date: Monday, August 03, 2009	Sheet	52	of 97



<Variant Name>



ASUSTeK COMPUTER INC

Title :PCI MINICARD CONN

Engineer: Jerry Yu

Size	Project Name	Rev
Custom	UL20A	2.0
Date: Wednesday, July 29, 2009		Sheet 53 of 97

D

C

B

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: *Jerry Yu*

Size

A

Project Name

UL20A

Rev

2.0


Date: Wednesday, July 29, 2009

Sheet

54

of

97




<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name		Rev
<i>A</i>	UL20A		<i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	55 of 97

The schematic diagram illustrates the electrical connections for the Synapsics 12G183401225 module. It includes the following components and connections:

- Power and Ground:**
 - +5V:** Connected to pin 1 of the SL5601 (0603) component.
 - +5V_TP:** Connected to pin 2 of the SL5601.
 - C5601:** 1uF/16V capacitor connected between +5V_TP and GND.
 - C5602:** 0.1uF/16V capacitor connected between +5V_TP and GND.
 - C5603:** 33pF/50V capacitor connected between TP_DAT and GND.
 - C5604:** 33pF/50V capacitor connected between TP_CLK and GND.
- Data and Control:**
 - TP_DAT:** Signal line connected to pin 30 of the FPC_CON_12P connector.
 - TP_CLK:** Signal line connected to pin 30 of the FPC_CON_12P connector.
 - LEFT:** Signal line connected to pin 13 of the FPC_CON_12P connector.
 - RIGHT:** Signal line connected to pin 14 of the FPC_CON_12P connector.
- Module Identification:**
 - For Synapsics 6/19 12G183401225** (Text label in blue).
 - 12G091031041** (Text label in blue).
- Switches:**
 - TP_SWITCH_4P:** Two 4-pin switches (SW5602 and SW5601) are shown, each with pins 1, 2, 3, and 4. They are connected to the LEFT and RIGHT signal lines.



IF=5mA
VF Min. 2.55V
VF Max. 3.25V

22 WLAN_LED_ON

+3V5

RS604
100kOhm

07G015L0008A
RF LED#

Q5602A
UMGK1N

22 BTLED_ON

GND

+5V5

RS605
330kOhm

Q5602B
UMGK1N

LED5602
BLUE

RF LED#

南橋只能sink 6mA

The left diagram shows a full bridge driver circuit. It features two MOSFETs, Q5601A (UM6K1N) and Q5601B (UM6K1N), and two resistors, RN5601A (100KOHM) and RN5601B (100KOHM). The circuit is connected to a +3VS source and ground. The output is connected to a signal line labeled SATA_LED# R. The right diagram shows a simple sink connection. It features a resistor R5601 (330Ohm) and an LED LED5601 (BLUE). The circuit is connected to a +5VS source and a signal line labeled SATA_LED# R.

The left diagram illustrates the internal circuit of the LED5603 module. It features two +3V power inputs. The first input is connected to a network of resistors (RN5602A, RN5602B) and MOSFETs (Q5603A, Q5603B) that drive the Power_LED# signal. The second input is connected to a MOSFET (Q5603B) that also drives the Power_LED# signal. The output of the Power_LED# signal is connected to the LED5603 BLUE LED. The right diagram shows the external connection of the LED5603 module to a +5V power source. The +5V source is connected to the module through a resistor R5602 (3300ohm). The LED5603 BLUE LED is connected to the Power_LED# signal, which is also connected to the +5V source.

6/25

IF=5mA
VF Min. 1.7V
VF Max. 2.4V

30 CHG_LED#

T5601

LED5504

ORANGE

30 CHG_FULL_LED#



T5602

LED5505

YELLOW&GREEN

Discharge Circuit

+5VS		+5VS	23,36,38,50,51,56,68,80,84,91
+3VS		+3VS	3,7,8,11,12,15,17,21,22,23,29,30,31,36,38,44,46,49,50,51,56,68,69,80,91,92
+1.5VS		+1.5VS	4,15,20,23,36,68,69,84
+VCCP		+VCCP	3,4,5,10,11,12,14,15,20,23,29,69,82
+5V		+5V	52,67,68,91
+3V		+3V	46,68,91
+1.8V		+1.8V	7,8,9,11,14,15,83,84,91
+0.9VS		+0.9VS	9,83
+3VSUS		+3VSUS	20,21,22,23,30,68,69,80,81,91,92



D

C

B

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: *Jerry Yu*

Size

A

Project Name

UL20A

Rev

2.0

Date: Wednesday, July 29, 2009

Sheet

58

of

97

D

C

B

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: *Jerry Yu*

Size

A

Project Name

UL20A



Rev

2.0

Date: Wednesday, July 29, 2009

Sheet 59 of 97


6/22 change part



<Variant Name>


ASUS		Title :DC DC&BATT CONN	
ASUSTeK COMPUTER INC		Engineer: Jerry Yu	
Size	Project Name	Rev	
Custom	UL20A	2.0	
Date: Monday, August 03, 2009	Sheet	60	of 97





<Variant Name>

		Title : TPM	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name		Rev
<i>A</i>	<i>UL20A</i>		<i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	62 of 97



<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name		Rev
<i>A</i>	UL20A		<i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	63 of 97

D

C

B

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: *Jerry Yu*

Size

A

Project Name

UL20A

Rev

2.0

Date: Wednesday, July 29, 2009


Sheet

64


of

97


NB NUT



CPU bracket





定位孔



7/28 thermal request

Screw Holes



<Variant Name>


		ME SCREW HOLE AMT NUT	
ASUSTeK COMPUTER INC		Title :	
Custom		Engineer: Jerry Yu	
Project Name		Rev	
UL20A		2.0	
Date: Wednesday, July 29, 2009		Sheet 65 of 97	

5	4	3	2	1
D				D
C				C
B				B
A				A


<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size <i>A</i>	Project Name UL20A		Rev <i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	66 of 97


Camera Module & Mic.




D6701 Close to J6701




Express gate S/W Board




6/22 for ESD






每一根估0.5A,connector spec 1A


For Clock signal quality



EMI 07/03



EMI 05/25



<Variant Name>

ASUS		Title : B TO B CONN	
ASUSTek COMPUTER INC		Engineer: Jerry Yu	
Size	Project Name	Rev	
Custom	UL20A	2.0	
Date: Monday, August 03, 2009		Sheet	68 of 97

SYSTEM



+VCCP ○ — +VCCP 3,4,5,10,11,12,14,15,20,23,29,57,82
+VCC_GMCH ○ — +VCC_GMCH 3,4,5,10,11,12,14,15,20,23,29,57,82
+VGFX_CORE ○ — +VGFX_CORE 3,4,5,10,11,12,14,15,20,23,29,57,82

+3VS ○ — +3VS 3,7,8,11,12,15,17,21,22,23,29,30,31,36,38,44,46,49,50,51,56,57,68,80,91,92
+VCORE ○ — +VCORE 4,5,80
+1.5VS ○ — +1.5VS 4,15,20,23,36,57,68,84
+1.8V ○ — +1.8V 7,8,9,11,14,15,57,83,84,91
+5V ○ — +5V 52,57,67,68,91




+5VS ○ — +5VS 23,36,38,50,51,56,57,68,80,84,91
+3VA ○ — +3VA 20,30,56,67,81,88
+VCC_RTC ○ — +VCC_RTC 20,23
+3V ○ — +3V 46,57,68,91
+3VSUS ○ — +3VSUS 20,21,22,23,30,57,68,80,81,91,92
+5VSUS ○ — +5VSUS 23,80,81,82,83,88,91
+3VPLL ○ — +3VPLL 30,31
+3VACC ○ — +3VACC 30
+3VA_EC ○ — +3VA_EC 30,31

+5VS_AMP ○ — +5VS_AMP 36
+12V ○ — +12V 91
+12VS ○ — +12VS 22,46,91
AC_BAT_SYS ○ — AC_BAT_SYS 46,80,81,82,83,88
+5VA ○ — +5VA 56,67,68,81


EMI 05/25



EMI 07/03



EMI 07/03



<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: **Jerry Yu**

Size
A

Project Name
UL20A

Rev
2.0

Date: **Monday, August 03, 2009**

Sheet **69** of **97**

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	

<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size <i>A</i>	Project Name UL20A		Rev <i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	70 of 97

5	4	3	2	1
D				D
C				C
B				B
A				A

<Variant Name>

		Title :		
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>		
Size A	Project Name UL20A			Rev 2.0
Date: <i>Wednesday, July 29, 2009</i>		Sheet	71	of 97

D

C

B

A

<Variant Name>



Title :

ASUSTeK COMPUTER INC

Engineer: *Jerry Yu*

Size

A

Project Name

UL20A

Rev

2.0

Date: Wednesday, July 29, 2009


Sheet

72

of

97


	5	4	3	2	1	
D						D
C						C
B						B
A	<Variant Name>  Title : ASUSTeK COMPUTER INC Engineer: <i>Jerry Yu</i> Size Project Name Rev A UL20A 2.0 Date: <i>Wednesday, July 29, 2009</i> Sheet 73 of 97					A
	5	4	3	2	1	



<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name		Rev
<i>A</i>	UL20A		<i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	74 of 97

	5	4	3	2	1	
D						D
C						C
B						B
A	<Variant Name> ASUS® Title : ASUSTeK COMPUTER INC Engineer: <i>Jerry Yu</i> Size A Project Name UL20A Rev 2.0 Date: <i>Wednesday, July 29, 2009</i> Sheet 75 of 97					A
	5	4	3	2	1	



<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name		Rev
<i>A</i>	UL20A		<i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	76 of 97


	5	4	3	2	1	
D						D
C						C
B						B
A	<Variant Name> ASUS® Title : ASUSTeK COMPUTER INC Engineer: <i>Jerry Yu</i> Size A Project Name UL20A Rev 2.0 Date: <i>Wednesday, July 29, 2009</i> Sheet 77 of 97					A
	5	4	3	2	1	


	5	4	3	2	1	
D						D
C						C
B						B
A	<Variant Name> ASUS® Title : ASUSTeK COMPUTER INC Engineer: <i>Jerry Yu</i> Size A Project Name UL20A Rev 2.0 Date: <i>Wednesday, July 29, 2009</i> Sheet 78 of 97					A
	5	4	3	2	1	


5	4	3	2	1
D				D
C				C
B				B
A				A

<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size <i>A</i>	Project Name UL20A		Rev <i>2.0</i>
Date: <i>Wednesday, July 29, 2009</i>		Sheet	79 of 97







T8405	TPC28T
+1.5VO	1
T8406	TPC28T
+1.5VS	1
T8407	TPC28T
GND	1
T8408	TPC28T
GND	1

<Variant Name>

		Title : POWER_I/O_+1.8VS	
ASUSTeK COMPUTER INC. NB		Engineer: Aaron_Lin	
Size B	Project Name UL20A		Rev 1.0
Date: Monday, August 03, 2009	Sheet	84	of 97

D

D

C

C

B

B

A

A

<Variant Name>



Title : N/A

ASUSTeK COMPUTER INC. NB

Engineer: **Aaron_Lin**

Size
Custom

Project Name	
--------------	--

UL20A

Rev	1.0
-----	-----

Date: Monday, August 03, 2009

Sheet 87 of 97

Adaptor	65W	Adaptor	40W	Adaptor	36W
Power Limit	63W	Power Limit	39W	Power Limit	35W
Total Power	60W	Total Power	37W	Total Power	34W



D

C

8

A

<Variant Name>



Title : N/A

ASUSTeK COMPUTER INC. NB

Engineer: **Aaron_Lin**

Size
Custom

Project Name	
--------------	--

UL20A

Rev	
1.0	


Date: Monday, August 03, 2009

Sheet 89 of 97

BATTERY IN DETECT


ADAPTER IN DETECT

SUSB#_PWR POWER



81,82,83 SUSB#_PWR

SUSC#_PWR POWER




81,83 SUSC#_PWR

T9101	TPC28T	T9111	TPC28T
+12VSUS	1	+3VSUS	1
T9102	TPC28T	T9113	TPC28T
+12VS	1	+3VS	1
T9103	TPC28T	T9115	TPC28T
+12V	1	+3V	1
T9104	TPC28T	T9120	TPC28T
+5VSUS	1	+1.8V	1
T9106	TPC28T	T9121	TPC28T
+5VS	1	+1.8VS	1
T9110	TPC28T	T9123	TPC28T
+5V	1	SUSB#_PWR1	1
		T9114	TPC28T
		SUSC#_PWR1	1

TOTAL COUNT : 19 PCS

POWER GOOD DETECTOR



T9201 TPC28T
FORCE_OFF# 1 
 T9202 TPC28T
ALL_SYSTEM_PWRGD 1 
 T9203 TPC28T
DDR_PWRGD 1 
 T9204 TPC28T
SUS_PWRGD 1 
 T9205 TPC28T
VCCP_PWRGD 1 
 T9206 TPC28T
+1.5VS_PWRGD 1 

7/20 Modify

AC_BAT_SYS ○ ————— ◇ AC_BAT_SYS 46,69,80,81,82,83,88

+5VAO ○ ————— ◇ +5VAO 81

+5VA ○ ————— ◇ +5VA 56,67,68,81

+3VAO ○ ————— ◇ +3VAO 81

+3VA ○ ————— ◇ +3VA 20,30,56,67,81,88

+12VSUS ○ ————— ◇ +12VSUS 81,91

+5VSUS ○ ————— ◇ +5VSUS 23,80,81,82,83,88,91

+3VSUS ○ ————— ◇ +3VSUS 20,21,22,23,30,57,68,69,80,81,91,92

+12V ○ ————— ◇ +12V 91

+5V ○ ————— ◇ +5V 52,57,67,68,91

+3V ○ ————— ◇ +3V 46,57,68,91

+1.8V ○ ————— ◇ +1.8V 7,8,9,11,14,15,57,83,84,91

+0.9VS ○ ————— ◇ +0.9VS 9,57,83

+12VS ○ ————— ◇ +12VS 22,46,91

+5VS ○ ————— ◇ +5VS 23,36,38,50,51,56,57,68,80,84,91


+3VS ○ ————— ◇ +3VS 3,7,8,11,12,15,17,21,22,23,29,30,31,36,38,44,46,49,50,51,56,57,68,69,80,91,92

+1.8VS ○ ————— ◇ +1.8VS 15,91


+1.5VS ○ ————— ◇ +1.5VS 4,15,20,23,36,57,68,69,84

+VCCP ○ ————— ◇ +VCCP 3,4,5,10,11,12,14,15,20,23,29,57,69,82

+VCORE ○ ————— ◇ +VCORE 4,5,69,80



UL20A Non-IAMT	Design rating
+12V (10mA)	(5mA)
+12VS (10mA)	
+3VSUS (0.723A)	
+3V (2.693A)	(4A)
+3VS (2.731A)	
+1.8VS (0.2A)	(0.2A)
+3VS_3GA (2A)	
+5VSUS (0.002A)	
+5V (1.5A)	
+5VS (2.502A)	(4A)
+5VA (LDO5) (0.01A)	
+3VAO (0.13A)	
+VCCP (17.584A)	(8A)
+1.5VS (2.912A)	
+1.5V (8.54A)	(5A)
+0.75V (1A)	(1A)
+VCORE (18A)	(18A)



<Variant Name>



Title : POWER_LED_VCC BOOST

ASUSTeK COMPUTER INC. NB

Engineer: Aaron_Lin

Size	Project Name	Rev
Custom	UL20A	1.0

Date: Monday, August 03, 2009Sheet 95 of 97

Rev	Date	Description
1.2a	2009/06/15	Item 1 remove CE0502 220uF, C0501,C0503,C0504 10uF/10V (0805) add C0532,C0533,C0534,C0535,C0536,C0501,C0503,C0504 10uF/6.3V(0603) Item 2 connect SW5601,SW5602 pin5&6 to GND Item 3 change TP/DeBUG conn to 12G183401225 ME request Item 4 unmount R3602,R3603,C3603 disable PC beep function
1.2b	2009/06/22	Item 1 change D6002 to 07G001023010 Item 2 add D5601,D5602,D6702 for ESD Item 3 add R3001 to reduce xtal DL Item 4 EA CLK: RN2905->47ohm, C2932=C2933=C6813=C6814->5pF Item 5 EA CRT: R1208->1k ohm Item 6 change Camera conn to 12G17100006F for cost down Item 7 charge/PWR LED connect from VSUS to VA (P.56), cap/hum lock LED connect from VS to VA (P.67)
1.2c	2009/06/29	Item 1 update PWR schematic 0701 Item 2 change audio 5V LDO 06G029330020 by designIP (P.36) Item 3 restore CE0502 220uF Item 4 EMI: add C5605, C5606 0.1uF on Left/Right Item 5 Thermal: change H6524 to 2.4mm hole
1.2	2009/07/03	Item 1 EMI: mount C6801,C6804,C6805,C6806,C6807,C6808,C6820,C6901,C6916,C6917, C6926,C1431,C3601,C3621
2.0a	2009/07/20	Item 1 change J6802.19 to +5VA
2.0b	2009/07/28 2009/07/30	Item 1 Thermal: change H6524 to 6.6mm hole Item 2 update PWR circuit: 1.8V low voltage circuit Item 3 add vol_sel2 on EC GPH3 Item 4 update PWR circuit: Vcore/Vccp/1.8V/3.3V voltage control Item 5 add BSEL strap Q2902 circuit for over clocking (P.29)
2.0	2009/08/03	Item 1 PWR: update 3.3V/VCCP/DDR power control circuit

Rev	Date	Description

