


W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM



CLOCK GEN.
ICS954310
PAGE 6

FAN + Thermal
ADT7473
PAGE 5


POWER ON
SEQUENCE
PAGE 29

POWER

VCORE	PAGE 50
SYSTEM	PAGE 51
1.5VS, 1.05VS	PAGE 52
DDR&VTT	PAGE 53
+3A0&2.5VS	PAGE 54
VGA_Core&VRAM	PAGE 55
1.2VSP	PAGE 56
CHARGER	PAGE 57
PIC	PAGE 58
DETECT	PAGE 59
PROTECT	PAGE 60
LOAD SWITCH	PAGE 61
FLOWCHART	PAGE 62
POWER SIGNAL	PAGE 63



<Variant Name>

ASUS		Title : YONAH CPU (1)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	1	of 64



YUNAH FSB667			
LFM	TYP	HFM	
VCC	1.14V	1.2V	1.356V
C4	C3	C0	
ICC	0.9A	7.59A	27A


YUNAH FSB667			
Min	Typ	Max	
VCCP	0.997V	1.05V	1.102V
Min	Typ	Max	
ICCP			2.5A




<Variant Name>

		Title : YONAH CPU (2)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005		Sheet	3 of 64


35A for Yonah



+VCCP Decoupling Capacitor (Place near CPU)



SCREW HOLE



<Variant Name>




ASUSTek COMPUTER INC. NB1 Engineer:


Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 4 of 64

FAN & THERMAL CONTROLLER









LPC DEBUG PORT




<Variant Name>


ASUS		Title : FAN & debug port	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	5	of 64







<Variant Name>












CALISTOGA_Q137








CALISTOGA_Q137











HIGH = LANES REVERSED









Place either terminator on each side






Layout Note: Place these Caps near Memory Module




<Variant Name>



ASUS		Title : DDR2 ON BOARD(BOT)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005		Sheet	14 of 64



- M_A_A[0..13] 9,15
- M_A_BS#[0..2] 9,15
- M_B_A[0..13] 9,13,14
- M_B_BS#[0..2] 9,13,14
- SCKE[0..3] 8,13,14,15
- ODT[0..3] 8,13,14,15



Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS



<Variant Name>




Title : DDR2 ADDR TERM

ASUSTek COMPUTER INC Engineer:

Size Project Name Custom W7J

Date: Thursday, December 22, 2005 Sheet 16 of 64

Rev 1.2



<Variant Name>



PROJECT: W7J






REVISION
1.2

DATE: Thursday, December 22, 2005
SHEET 20 OF 64


DESCRIPTION:
G72M64: RGB/LCD/ROM/GPIO

SCHEMATIC FILE NAME : <OrgName>
RELEASE DATE :

DESIGN ENGINEER :





FBA CMD/ADDR Termination






<Variant Name>


		Title: G72M-Terminator	
ASUSTek COMPUTER INC		Engineer:	
Size Custom	Project Name W7J		Rev 1.2
Date: Thursday, December 22, 2005		Sheet 22 of 64	










The signal has a weak internal pull down. If the signal is sampled high, this indicates that the system is strapped to the " No Reboot" mode.















74HC74 TRUTH TABLE

PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'




At boot, KBCRSM need to be set low for normal operation

MIC PreAmp & Mic Jack




<Variant Name>

ASUS		Title : MIC PREAMP & INT MIC	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date:	Thursday, December 22, 2005	Sheet	31 of 64



<Variant Name>

JACK_IN#	OPTIC_HP#	SPDIF
L	H	LINE OUT
L	L	NO CONNECT
H	H	



<Variant Name>



Title : SPDIF JACK


ASUSTek COMPUTER INC Engineer:

Size Project Name
Custom W7J

Date: Thursday, December 22, 2005 Sheet 33 of 64

Rev
1.2


TESTBI/BADD PIN LPC ADDRESS SELETE High 4E h, LOW 2E h.
 TEST PIN For normal operation, connect TESTI to GND.
 PP PIN is connected to VDD, some special commands are enabled.



<Variant Name>

ASUS®		Title : TPM 1.2	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	34	of 64

as close as possible to R5C832




U24A

IEEE1394/SD



AVCC_PHY3V_1
AVCC_PHY3V_2
AVCC_PHY3V_3
AVCC_PHY3V_4

AS CLOSE AS POSSIBLE TO R5C832



Circuit area : As small as possible.

AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.




MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE

MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
MS Power Control
MDIO07--> SD External Clock/
MS External Clock
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3



<Variant Name>

ASUS		Title : RICOH R5C832/PCI_A	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	35	of 64




<Variant Name>

ASUS		Title : RICOH R5C832/PCI B	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	36	of 64




SD/MMC/MS/MS-PRO Card Reader Socket



MDIO00--> SD Card Detect
MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
MS Power Control
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE



<Variant Name>




ASUS		Title : CardReader	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	37	of 64

Average supply current

VDD33 103mA

AVDD18+EVDD18 198mA

VDD15 367mA



Reserve for R8101E ,Make stub as short as possible









L_TDP	R6348	1	2	49.90hm (no_stuff)	C6158	1	2	0.01uF/50V (no_stuff)
L_TDN	R6349	1	2	49.90hm (no_stuff)	C6159	1	2	0.01uF/50V (no_stuff)
L_RDP	R6350	1	2	49.90hm (no_stuff)				
L_RDN	R6351	1	2	49.90hm (no_stuff)				

Reserve for R8101E


+AVDD18	R6833	(no_stuff)	2	00hm	V_DAC
---------	-------	------------	---	------	-------


<Variant Name>

ASUS		Title : GigaLAN	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	38	of 64






AZALIA MDC Connector






<Variant Name>

ASUS		Title : Express Card	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet 40 of 64	1	




<Variant Name>

ASUS		Title : HDD & ODD	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet 42 of 64	1	




ICH7-M




Termal Sensor,
Clock Generator
DDR2 SO-DIMM
EXPRESS CARD
MINI-CARD


<Variant Name>

ASUS		Title : FWH , SM BUS	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet 43 of 64	1	






Bluetooth Module Connector




<Variant Name>

ASUS		Title : USB * 3ports & BT	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	45	of 64


Internal Keyboard Connector




Touch Pad Connector




LEDs




Touch Pad LED



DC - IN




Battery Connector




EXT BOARD

LID_SW_BD CN




wireless
 right on ---> active high
 left off ---> active low
 WB_AP
 right off ---> active high
 left on ---> active low

Power Switch




CCD Board



<Variant Name>

ASUS®		Title: DCIN,BATT CON,EXT BOARD	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	47	of 64


Discharge



Poewr List

+3VA		+3VA	25,29,47,54,63
+3VSUS		+3VSUS	26,27,28,29,32,38,41,51
+5VA		+5VA	51,54,60
+5VSUS		+5VSUS	28,51,60
+3V		+3V	26,29,39,40,41,44,54,61
+5V		+5V	16,30,32,37,44,45,46,47,59,61
+12V		+12V	27,32,33,61
+3VS		+3VS	5,6,8,10,12,15,17,20,21,23,24,27,28,29,30,34,35,36,37,38,40,41,42,43,44,45,46,50,52,60,61
+5VS		+5VS	5,24,28,29,30,32,33,42,43,44,46,47,50,61
+12VS		+12VS	5,24,34,46,61
+VCORE		+VCORE	3,4,5,44,50
+VCCP		+VCCP	2,3,4,6,7,8,10,11,12,25,28,52
+1.2VSP		+1.2VSP	17,18,56
+2.5VS		+2.5VS	10,20,21,54
+1.8VS		+1.8VS	20,61
+0.9VS		+0.9VS	16,53
+1.5VS		+1.5VS	3,8,10,11,26,28,40,41,52
+VCC_RTC		+VCC_RTC	25,28
+1.8V		+1.8V	8,12,13,14,15,16,53
VTT_REF		VTT_REF	8,13,14,15,16
A/D_DOCK_IN		A/D_DOCK_IN	47,57,59,60
+VGA_VCORE		+VGA_VCORE	17,55

Power LED On




PCI Device	IDSEL#	REQ / GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		
CARD READER	AD19	0	E
1394	AD19	0	F


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
Thermal Sensor	0101110x (2E)
PIC	1001001x (92)
Express Card	TBD
Mini Card	TBD

ICH7-M GPIO	W7J
GPIO 0	PM_BMBUSY#
GPIO 1	PCI_REQ#5
GPIO 2	PCI_INTE#
GPIO 3	PCI_INTF#
GPIO 4	PCI_INTG#
GPIO 5	PCI_INTH#
GPIO 6	BACK_OFF#
GPIO 7	MUTE_POP_ICHGPIO#
GPIO 8	EXTSMI#
GPIO 9	W_OLED#
GPIO 10	(PWRLMT#)
GPIO 11	SMBALERT#
GPIO 12	KBC_SCI#
GPIO 13	PWR_LED_1HZ
GPIO 14	WLAN_ON#
GPIO 15	802_LED_EN#
GPIO 16	DPRSLPVR
GPIO 17	GNT5#
GPIO 18	STP_PCI#
GPIO 19	Memoryclk
GPIO 20	STP_CPU#
GPIO 21	
GPIO 22	PCI_REQ#4
GPIO 23	LPC_DRQ#1
GPIO 24	SW_RST#
GPIO 25	CB_SD#
GPIO 26	MEM_ID0
GPIO 27	MEM_ID1
GPIO 28	MEM_ID2
GPIO 29	USB_OC#5
GPIO 30	USB_OC#6
GPIO 31	USB_OC#7
GPIO 32	CLKRUN#
GPIO 33	BT_ON#
GPIO 34	FWH_WP#
GPIO 35	SATACLKREQ#
GPIO 36	BT_LED_EN#
GPIO 37	PCB_ID0
GPIO 38	PCB_ID1
GPIO 39	PCB_ID2
GPIO 48	GNT4#
GPIO 49	CPUPWRGD


KBC GPIO	W7J
P23	
P22	BAT_LEARN
P21	
P20	KBCRSM
P42	WATCHDOG
P43	
P44	xKBRC
P45	GA20
P46	KBDSCI
P47	CLKRUN#
P50	BAT_LLOW#
P51	TP_LED_CTRL#
P52	
P53	EXPD#
P54	LID_EC#
P55	BAT_IN#
P56	CPU_FAN_PWM
P57	ADJ_BL
P67	WB_AP
P66	M_MODE#
P65	
P64	ACIN#
P63	EOC#_LED
P62	C_PRESENT#
P61	ACZ_RST#_AUD
P60	
P75	KBDCLK_5S
P74	MOUSECLK_5S
P73	INTCLK_Q3
P72	KBDATA_5S
P71	MOUSEDATA_5S
P70	INTDATA_Q3
P77	SMC_KBC
P76	SMD_KBC
P27	SCROLL_LED#
P26	NUM_LED#
P25	CAP_LED#
P24	SET_RSTNS#
P40	EXT_SMI#
P41	

<Variant Name>







+3VA0



+2.5VS



+1.2VSP



POWER PATH & BAT_LEARN

AC_IN_Threshold 2.04Wmax AID_DOCK_IN
> 17.44V acb6

Adapter in(max) = [0.075V/Rsense(Adn)]*(VCL5/VREF)
Rsense(Adn)=0.025ohm
VCL5= 2.885V
=> IIn(max)=2.544A
=> Constant Power = 19 * 2.544 = 48.336W
=> RS708=20K,RS714=42.2K

Adapter in(max) = [0.075V/Rsense(Adn)]*(VCL5/VREF)
Rsense(Adn)=0.025ohm
VCL5= 3.185V
=> IIn(max)=4.45A
=> Constant Power = 19 * 4.45 = 84.55W
=> RS708=20K,RS714=170K

Adapter in(max) = [0.075V/Rsense(Adn)]*(VCL5/VREF)
Rsense(Adn)=0.025ohm
VCL5= 3.797V
=> IIn(max)=4.85A
=> Constant Power = 19 * 4.85 = 92.15W
=> RS708=20K,RS714=115K

Charge Current Ichg = [0.075V/Rsense(CH)]*(VCTL2.5V)
Rsense(CH)=0.025ohm
VCTL2.5V => Ichg = 2.5A
VCTL2.58V => Ichg = 1.4A

Charge Current Ichg = [0.075V/Rsense(CH)]*(VCTL2.5V)
Rsense(CH)=0.025ohm
VCTL2.525V => Ichg = 3.5A
VCTL2.18V => Ichg = 5.5A
VCTL2.105V => Ichg = 1.4A

Vbat = Cbat * (Vbat - (VCTL - 1.8V) / 9.52)
VCTL= 1.588V
=> 1.88V + 4.2V

Mode pin : Vinode > 2.8V (pin to LDO pin) => 4 Cells
2.0 > Vinode > 1.6V (Boosting) => 3 Cells
0.8 > Vinode (pin to GND) => Learning mode

VCTL< 0.8V or DCIN < 7V => Charger Disable

Precharge current=150mA

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN

58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR

58 PRECHG

44.58 CHG_ENH

58 AC_APR_PIC

60 AID_IDH

44 BAT_LEARN


58 BATSEL_2PW

51.52,53,54,55,56,61,63 SUSBY_PWR


58 PRECHG

44.58 CHG


PIC16F54C




BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




BATTERY A/D_SD# (OVP)







POWER GOOD DETECTOR




SUSC#_PWR POWER




SUSB#_PWR POWER







FOR POWER TEST



Rev	Date	Description
R1.0	2005/10/15	1. Initial release.
R1.1	2005/11/29	1. Change Project name from W6J/H to W7J/F 2. Add NET: PWRLMT# to CPU pin: PROCHOT# (Page 2) 3. Add NET: DREFCLKSS,DREFCLKSS# to CLK GEN: pin17,pin18 (Page 6) 4. Add NET: DREFCLKSS,DREFCLKSS# to GMCH: C40,D41 (Page 8) 5. Pull high GMCH VCCA_LVDC to +2.5VS (Page 10) 6. Add Jumper at G72M pin: B4 (Page 20) 7. Change R6811 from 200Kohm to 100Kohm (Page 23) 8. Change U57,U58 from 74LVC1G32GV to NC7SZ08M5 (Page 24) 9. Change D2 from EC31QS04 to RB751V_40 (Page 24) 10. Add Double-pi filter in VGA port (Page 24) 11. Swap ICH PCIE lans (Page 26) 12. Change GPIO7 NET from WB_AP to MUTE_POP_ICHGPI0# (Page 27) 13. Add NET: PWR_LED_1HZ to ICH: GPIO13 (Page 27) 14. Add Q6197 in net: PCIE_WAKE# (Page 27) 15. Add Q6192 in net: PWR_SW#_Q (Page 29) 16. Change R719 from 100Kohm to 1Mohm (Page 29) 17. Change R306 from 1Mohm to 10Mohm (Page 29) 18. Change C388 from 0.33uF to 1uF (Page 29) 19. Change Pull-high LID_EC# from +3VSUS to +3V (Page 29) 20. Change Audio CODEC from ADI1986 to ALC660 (Page 30) 21. Change R6614 from 0ohm to 4.7Kohm (Page 32) 22. Change R6616 from 10Kohm to 51KOhm (Page 32) 23. Change R6613 from 0ohm to 4.7Kohm (Page 32) 24. Change R6615 from 10Kohm to 51KOhm (Page 32) 25. Add NET: MUTE_POP_ICHGPI0# to MUTE_POP# circuit (Page 32) 26. Add Q6193 in net: SUSCLK (Page 34) 27. Change SLB9635TT pin16 from PLT_RST# to BUF_PLT_RST# (Page 34) 28. Delete NET PME# (Page 36) 29. Change Pull-high MDI004 from +3V to +3VS (Page 37) 30. Change Pull-high XD_PWR_EN from +3V to +3VS (Page 37) 31. Change PCIE lans from port 1 to port 2 (Page 38) 32. Add C6625,C6626 in phone connector (Page 39) 33. Change PCIE lans from port 3 to port 1 (Page 40) 34. Add NET: EXPD# to R5538 pin20 (Page 40) 35. Add NET: C_PRESENT# to R5538 pin9,pin10 (Page 40) 36. Change PCIE lans from port 2 to port 3 (Page 41) 37. Change Pull-high 802WLAN_ON# from +3V to +3VSUS (Page 41) 38. Change FWH packaging from PLCC to TSOP (Page 43) 39. Add NET: EXPD# to M38857 P53 (Page 44) 40. Add NET: WB_AP to M38857 P67 (Page 44) 41. Add NET: C_PRESENT# to M38857 P62 (Page 44) 42. Add NET: ACZ_RST#_AUD to M38857 P61 (Page 44) 43. Change U10,U6012 pin4 from SUSC# to SUSC (Page 45) 44. Add Q6196 in net: BTPWRCL# (Page 45) 45. Add R6922 between net: WIRELESS_LAN_ON/OFF# and WB_AP (Page 47) 46. Add Q6198 in +3VS discharge (Page 48) 47. Change Power LED ON circuit (Page 48)

Rev	Date	Description
R1.2	2005/12/20	1. Change R6491 from 23.2K0hm to 51K0hm (Page 5) 2. Add Q6200 at U42 :D2+,D2- (Page 5) 3. Add NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6) 4. Add RN79 at DREFCLKSS,DREFCLKSS# (Page 6) 5. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8) 4. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8) 5. Change R1001 from 1Kohm to C6631:0.1uF (Page 16) 6. Modify LCD enable circuit by U6059 (Page 23) 7. Change L89,L90,L92 to Bead 1200hm/100MHz (Page 24) 8. Change Q60,Q61 from SI1906DL to SI1902DL (Page 24) 9. Add C6632 in Y1 (Page 25) 10. Connect H_DPRSTP# to PU5000 (Page 25) 11. Change U69 from SN74LVC1G32G to 74LVC1G32GV (Page 26) 12. Disconnect STP_CPU# to PU5000 (Page 27) 13. Add GPIO9:W_OLED# (Page 27) 14. Change R523 from 10K0hm to 100K0hm (Page 29) 15. Change R303 from 10K0hm to C6630:1uF (Page 29) 16. Add R6936 in Net:PWR_SW#_Q (Page 29) 17. Add R6633,R6634,R6635,R6636 in CN20(Page 31) 18. Add R6938 in +3.3Vaux (Page 41) 19. Change CE41,CE5705,CE25 from 100uF to 150uF (Page 45) 20. Add R6937 in BTPWRCL# (Page 45) 21. Change Q6180,Q6181 by Q6202 (Page 46) 22. Add Q6201,LED10 in WIRELESS_OLED# (Page 46) 23. Change R6686 from 00hm to 4700hm (Page 47) 24. Add R6940 in Power Board +5Vs (Page 47)

<Variant Name>

		Title : History	
ASUSTek Computer INC. NB1		Engineer:	
Size Custom	Project Name W7J	Rev 1.2	
Date: Thursday, December 22, 2005		Sheet 64 of 64	