

X51L Main BD. R2.0 BLOCK DIAGRAM

CLOCK GEN.
ICS9LPR363CGLF-T

PAGE 29

FAN + Thermal sensor

PAGE 59

Merom CPU

478B uFCPGA

PAGE 34

FSB 800 MHz

LVDS

PAGE 46

CRT

PAGE 45

CRESTLINE
960GL

1466 FCBGA

PAGE 10,11,12,13,14,15,16

DDR2 667MHz

DDR-II
SO-DIMM X 2

PAGE 7,8,9

SDVO *1

Sil1368
SDVO to
DVI

LFPQ48

PAGE T8

DVI

PAGE 45

DMI *4

MiniCard
WLAN Conn.

PAGE 53

MiniCard
Robson Conn.

PAGE 53

PCI*4

ESATA
Conn

PAGE 56

New Card
Conn

PAGE 43

ICH8-M

652 BGA

PAGE 20,21,22,23,24

PCI*2

10/100LAN
RTL8100CL

PAGE 33,34

CardBus
RICOH R5C832

PAGE 40,41

CardBus
RICOH R5C841

PAGE 64

1394

PAGE 42

Card
Reader

PAGE 42

CardBus

PAGE 65

Bluetooth

PAGE 61

CMOS
Camera

PAGE 59

USB ports
X 4

PAGE 52

USB2.0 Bus

SATA Bus

IDE Bus

SATA
HDD

PAGE 51

IDE
ODD

PAGE 51

LPC

Azalia

MDC

PAGE 34,35

ALC660

PAGE 36

TPM
Module

PAGE 62

EC
ITE8511

PAGE 30,31,32

T/P

PAGE 32

CIR

PAGE 32

POWER

VCORE

PAGE 80

SYSTEM

PAGE 81

IO_1.5VS_1.05VS

PAGE 82

IO_DDR_VTT

PAGE 83

IO_1.25VS

PAGE 84

SHUTDOWN

PAGE 87

CHARGER

PAGE 88

DETECT

PAGE 90

LOAD SWITCH

PAGE 91

PROTECT

PAGE 92

<Core Design>




Title : BLOCK DIAGRAM
Engineer: Amy_Peng


Rev

2.2


Sheet 1 of 84



VCORE	22uF/10V	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs for CPU
	150uF	* 1pcs for CPU



+VCCP Decoupling Capacitor
(Place near CPU)




<Core Design>



Title : MEROM CPU (2)


Engineer: *Amy Peng*

Size Custom	Project Name X51L	Rev 2.2
Date: Wednesday, September 19, 2007		Sheet 4 of 94






<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size	Project Name		Rev
A	X51L		2.0
Date: Wednesday, September 19, 2007		Sheet	5 of 94



<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Amy_Peng</i>	
Size A	Project Name X51L		Rev 2.0
Date: <u>Wednesday, September 19, 2007</u>		Sheet	6 of 94



<Core Design>




For Calibrating the FSB I/O Buffer




For Slew Rate Compensation on the FSB




For Providing a Reference Voltage to The FSB RCOMP circuits






U1001C

+VCCP






PCI-EXPRESS GRAPHICS



TV



















CRESTLINE_965GM




<Core Design>




<Core Design>






VSS




VSS

<Core Design>




<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	17 of 94




<Core Design>




<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	19 of 94



ICH8-M

ICH8-M



<Core Design>

ASUS		Title : ICH8M-Other	
ASUSTeK COMPUTER INC.		Engineer: Amy_Peng	
Size	Project Name		Rev
Custom	X51L		2.2
Date: Wednesday, September 19, 2007		Sheet	24 of 94

D

2

C

C

B

2

A

A

<Core Design>



Title : NULL

ASUSTeK COMPUTER INC

Engineer: *Amy_Peng*

Size
A


Project Name

X51L

Rev
2.0


Date: Wednesday, September 19, 2007

Sheet 25 of 94




<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size	Project Name		Rev
A	X51L		2.0
Date: Wednesday, September 19, 2007		Sheet	26 of 94



<Core Design>


		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	28 of 94




PEREQ#3 0 = Enable control PCIeX42 through IC
1 = Disable PCIeX42 Controlled through IC

PEREQ#4 0 = Enable control PCIeX7/5/3 through IC
1 = Disable PCIeX7/5/3 Controlled through IC

Latched Input Select




Reserved for R1.0 Debug




BCLK	F50	BSEL2	BSEL1	BSEL0
CPU Driven				
168	667	0	1	1
200	800	0	1	0

Core Design


For IT8511 Core IC



For Pull-up/Pull-down




For IT8511 Power




Note:
Cload=12.5PF
close to EC

For Xta




For EC reset



For EC Hardware Strap




For Intel IAMT pin name



For Instant Key

1	10KOhm	2	RN3002A	MARATHON#
1	10KOhm	2	RN3006A	COLOREN#


Note:



EC Hardware Strap

**Strap value sampled after
VSTBY power up reset**

PNPCFG base address set by SWCBAHR/SWCBALR




BADDR[1:0]

No pull up:

Ext 10K up on BADDR0:
The register pair to access PNPCFG is 002Eh and 002Fh.

Ext 10K up on BADDR1:
The register pair to access PNPCFG is 004Eh and 004Fh.
The register pair to access PNPCFG is determined by EC domain registers SWCBAHR and SWCBAHR.

Share Memory



SHBM


No pull up: Disable shared memory
with host BIOS
Ext 10K Enable shared memory
with host BIOS

PPEN

No pull up: Normal
KBS interface pins are switched
to parallel port interface for
in-system programming.


Keyboard Conn.

J3101
FPC_CON_28P P/N: 12G182102805 Gold/0608



For 8M bits ISA ROM

8M TSOP



Note:

If you use 8M bits ROM, you need
to connect FA19 to EC side.

<Core Design>

ASUS

Title : EC-ITE8511(2)

ASUSTek COMPUTER INC

Engineer: Amy Peng

Size

Project Name

Custom

X51L

Date: Wednesday, September 19, 2007

Sheet





91 of

84




Rev

2.2

Touchpad







12G183101506
T12





<Core Design>


		Title : LAN_RTL8100CL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size	Project Name	Rev	
C	X51L	2.0	
Date :	Wednesday, September 19, 2007	Sheet :	35 of 43




M0207




AMP POWER




MUTE CONTROL




SPEAKER AMP



HP CONN



SPEAKER CONNECTOR



INTERNAL MICROPHONE




EXTERNAL MICROPHONE



Reserved the external MIC
bias(T filter).

Sub-woofer (Optional)


FL = 100Hz
FH = 1KHz




Sub-woofer Connector (Optional)





<Core Design>


ASUS		Title :Sub-Woof	
ASUSTek COMPUTER INC. NPI		Engineer: Amy_Peng	
Size	Project Name	X51L	Rev
Custom	P/N	<OrgAddr2>	2.2
Date: Wednesday, September 15, 2007	Sheet	39	of 94




ASUSTeK COMPUTER INC		Engineer: Miller Liu	
Size Custom	Project Name X51L		Rev 2.2
Date: Wednesday, September 19, 2007		Sheet 40 of 94	








!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V





<Core Design>


		Title : DEBUG	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Amy_Peng</i>	
Size	Project Name		Rev
Custom	X51L		2.2
Date: Wednesday, September 19, 2007		Sheet 44 of 94	



CRT Connector

DVI-I Connector (Optional)

Impedance = 55 ohm
Trace Width = 5 mils



Impedance = 55 ohm
Trace Width = 5 mils
Distance = 500 mils






LCD LVDS Interface


BIOS
BACK_OFF#: When user
pushes "Fn+F7" button,
BIOS activate this pin to
turn off back light.



Digital Camara 150mA

Pin 19 : Add a USB 2.0 Shielding GND cable to USB module.







<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet 47 of	94


A Hole / TOP Side



A Hole / Bottom Side




Drill Hole for Fix




A Hole Special / Bottom Side





E Hole for Main board fix



F Hole for CPU









銅柱 Hole for VGA 13GNJ510M170-1




<Core Design>

ASUS		Title :SREW HOLE	
ASUSTek COMPUTER INC. NPI		Engineer: Amy_Peng	
Size	Project Name	X51L	Rev
Custom	P/N	<OrgAdd2>	2.2
Date	Wednesday, September 13, 2007	Item	48 of 94




[illegible][illegible][illegible]




WLAN



12G162200051
T12







12G0330000526
T12




ROBSON or TV tuner

12G030100529
T12




<Core Design>

ASUS		Title : MINICARD '2	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size	Project Name		Rev
Custom	X51L		2.2
Date: Friday, September 21, 2007		Sheet	53 of 54



<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	54 of 94




<Core Design>


		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	55 of 94

Main Board SW & LED


WLAN LED




POWER LED



NUMBER LOCK LED




CAP LOCK LED



BT/SCROLL LOCK LED




Power 4 Gear LED



30 RFON_SW#

30 DISTP#


RF/Touchpad Disable



30 MARATHON#


Hitachi is
DISTP_SW#

Power4 Gear




<Core Design>

ASUS		Title : SW/LED	
ASUSTek COMPUTER INC		Engineer: Amy_Peng	
Size	Project Name	Rev	
B	XS1L	2.2	
Date: Wednesday, September 19, 2007		Sheet	56 of 94




<Core Design>



<Core Design>


		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	58 of 94



<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	59 of 94

DC-IN




For Battery

Single Battery

BAT1_CNT1#, BAT1_CNT2#,
BAT2_CNT1#, BAT2_CNT2#
don't connect to Battery
Connector.

Dual Battery

BAT1_CNT1#, BAT1_CNT2#,
BAT2_CNT1#, BAT2_CNT2#
must connect to Battery
Connector.




Note:


When we plug in or plug out the
battery, it may cause a spike to
damage the EC and gas gauge. It
needed to add these varistors to
protect those pins.

close to connector

Battery Connector





Without Battery & Pull out Adapter





<Core Design>

ASUS		Title : DCIN/Batt conn.	
ASUSTeK COMPUTER INC. NB		Engineer: Amy_Peng	
Size	Project Name	Rev	
Custom		2.2	
Date: Wednesday, September 19, 2007		Sheet	60 of 84


BLUETOOTH CONNECTOR



TPM Connector





~Core Design~



<Core Design>

ASUS		Title :Finger Print	
ASUSTek COMPUTER INC. NB		Engineer: Amy Peng	
Size	Project Name		Rev
Custom	X51L		2.2
Date: Wednesday, September 13, 2007		Sheet	63 of 94





PCI Device	IDSEL#	REQ/GNT#	Interrupts
LAN	AD23	2	A
1394 (R5C841)	AD17	1	B
CARD READER (R5C841)	AD17	1	C
CARDBUS (R5C841)	AD17	1	D
1394 (R5C832)	AD18	1	B
CARD READER (R5C832)	AD18	1	C

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor (MAX6657)	1001100x (98)
SDVO to DVI (SIL1362A)	0111000x (70)


<Core Design>

		Title :RESOURCE	
ASUSTeK COMPUTER INC		Engineer: <u>Amy_Peng</u>	
Size	Project Name		Rev
Custom	X51L		<u>2.2</u>
Date: <u>Wednesday, September 15, 2007</u>	Sheet	67	of 94

5	4	3	2	1
D				
C				
B				
A				


<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	68 of 94




<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet 69 of 94	




<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet	71 of 94



<Core Design>

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size A	Project Name X51L		Rev 2.0
Date: Wednesday, September 19, 2007		Sheet 73 of 94	



<Core Design>

		Title : Null	
ASUSTeK COMPUTER INC		Engineer: Amy_Peng	
Size	Project Name		Rev
Custom	X51L		2.0
Date: Wednesday, September 19, 2007	Sheet	76	of 94

<Core Design>



Title : NULL

ASUSTeK COMPUTER INC

Engineer: *Amy_Peng*

Size

A

Project Name

X51L

Rev
2.0

Date: Wednesday, September 19, 2007

Sheet 78 of 94

Change Note:


- R1.1 :
- 1. Change CON0801 SM-Bus address to A2.
 - 2. Unmount R2936.(SEL_LCD_27# =1)
 - 3. RX2227 connect to GND.(Do not use Intel LAN)
 - 4. Add R6415 to connect PCI_AD18(for R5C832).
 - 5. Remove CON5301 Debug Pin.
 - 6. Change CON4501.14 to VSYNC_CON.
 - 7. Change CON3702 pin define(RL SWAP).
 - 8. Change R2914 from 220 ohm to 390 ohm.
 - 9. Mount C2920-22,C2924,C2925,C4618-19,L5204-07, Unmount RN5201-04 for EMI request.
 - 10. Add R4517,R4517,R4518 to prevent CON4501 short ground issue.
 - 11. Change C0701,C0706,C0801,C0809 to R0701,R0702,R0802,R0803(68.9 ohm).
 - 12. Change RNX4501-04 from 0 to 22ohm, and add R4519-4522(100 ohm).
 - 13. SWAP SUSB_EC1#,SUSB_EC2#.

- R2.0 :
- 1.Change Audio LDO(P36) and Audio AMP(P37).
 - 2.Change CB_SD# to CB_SD (high active) to fix windows progress bar issue(P64).
 - 3.Change LED color from Green to Blue (P56).
 - 4.Change +3VS_832 to connect +3V to fix 1394 S3 issue (P41).
 - 5.Change C6522,C6523 from 20pf to 18pf (ITTI suggestion).(P65).
 - 6.Change C2002,C2005 from 22pf to 12pf (FUJICOM suggestion).(P20).
 - 7.Change C3016,C3017 from 5pf to 15pf (FUJICOM suggestion).(P30).
 - 8.Change R3313 from 2.49K to 2.43K to fix LAN low output peak voltage issue.(P33).


- R2.1:
- 1.Change SII1362 to SII1368 to support DVI-HDCP(P18).
 - 2.Change R3717,R3718 from 75ohm to 100ohm for EMI request(P18).
 - 3.Add RNX 4505-4508 for EMI request(P18).


- R2.2:
- 1.Add Power LED(LED5609) for Sotec(P56).
 - 2.Change Audio AMP mute control circuit(P37).
 - 3.Update ChokesRes Colay symbol (LAN,I394,CAMERA,USB,BT).
 - 4.Add Fuse(F6001) and JUMP(JP6001) for Sotec(P60).
 - 5.Add +3V power for TV-tuner card(P53).


- R2.2 /EPSON:
- 1.J4401 debug connector delete(20070822)
 - 2.J5201 USB package chanbe to 12G131411086(20070822)
 - 3.C4618,C4619 add ESD protect diode 07G028011010(20070822)
 - 4.C3311,C3319,C3330, Capacitor 10UF/10V change to 22UF/6.3V to reduce power noise meet Common Mode Voltage Spec(<50mV).(20070907)
 - 5.C3307,C3313 Capacitor 10UF/10V change to 22UF/6.3V to reduce power noise meet Common Mode Voltage Spec(<50mV).(20070907)



	IS16262A / ISL6262 co-lay option	
	IS16262A	ISL6262
R8009	10G213100113030	10G212190114070
R8015	10G213255010130	10G212140111430
C8011	11G233112014030	11G232147114360
C8013	11G23302210030	11G232139114320
R8027	10G213976210130	10G212619214140
C8004	11G232147114030	11G232333313120
R8005	10G2136811113010	10G212357114030
C8022	11G233120114030	11G232156212030
R8044	10G213499113030	NoStuff
R8023	NoStuff	10G21200000430
C8012	11G233110412030	NoStuff







<Core Design>




Title : NA

<OrgName>

Engineer:

Size	Project Name	Rev
B	XS1L	2.2
Date: Wednesday, September 19, 2007		Sheet 86 of 94

PIC only



<Core Design>



Title : POWER_SHUTDOWN#

<OrigName>

Engineer:

Size

Project Name

Rev


Custom

X51L

2.2

Date: Wednesday, September 13, 2006


Sheet 87 of 94




<Core Design>

		Title : NA	
<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	XS1L		1.1
Date: Wednesday, September 13, 2007		Sheet	89 of 94


BATTERY IN DETECT




ADAPTER IN DETECT





+2.5VREF



SUSB#_PWR POWER



SUSC#_PWR POWER




AC_BAT_SYS ○ → AC_BAT_SYS 60,80,81,82,83,87,88
BAT ○ → BAT 88
BAT_CON ○ → BAT_CON 60,88
+2.5VREF ○ → +2.5VREF 84,87,88,90
+3VA ○ → +3VA 20,22,30,46,50,57,81
+5VAO ○ → +5VAO 81,84,90
+5VO ○ → +5VO 81,82,83,84,88,90,91
+5VSUS ○ → +5VSUS 23,32,81,87
+5V ○ → +5V 15,32,46,52,56,57,65,91
+5VS ○ → +5VS 23,24,32,36,37,38,45,50,51,56,57,80,91
+3VO ○ → +3VO 81,91,92
+3VSUS ○ → +3VSUS 21,22,30,33,37,43,81
+3V ○ → +3V 21,22,35,40,41,44,53,57,61,62,64,65,91
+3VS ○ → +3VS 3,7,8,11,12,15,18,22,23,24,29,30,32,33,36,40,42,43,45,46,50,51,53,57,62,63,64,66,80,91,92

+12VSUS ○ → +12VSUS 81,91
+12V ○ → +12V 37,42,52,61,84,91
+12VS ○ → +12VS 46,91
+1.8VO ○ → +1.8VO 83,91
+1.8V ○ → +1.8V 7,8,9,11,14,15,63,84
+1.8VS ○ → +1.8VS 18,66,91
+0.9VS ○ → +0.9VS 9,83
+0.9VO ○ → +0.9VO 83

+1.05VO ○ → +1.05VO 80,82
+VCCP ○ → +VCCP 4,10,12,14,15,20,23,29,57,82
+1.5VO ○ → +1.5VO 82
+1.5VS ○ → +1.5VS 4,15,20,21,23,43,53,57,82
+VCORE ○ → +VCORE 4,80

+1.25VS ○ → +1.25VS 11,15,23,84


FOR POWER TEST



1004

<Core Design>

ASUS		Title : POWER_SIGNAL	
<OrigName>		Engineer: Amy_Peng	
Size	Project Name		Rev
Custom	XS1L		2.2
Date: Wednesday, September 18, 2007		Sheet	99 of 94



<Core Design>