


Z62E Block Diagram

Ver: 2.0G

- 01_Block Diagram
- 02_System Setting
- 03_Merom CPU (1)
- 04_Merom CPU (2)
- 05_CPU CAPS.
- 06_965PM-CPU (1)
- 07_965PM-DDR2/PEG (2)
- 08_965PM-DDR2 BUS (3)
- 09_965PM-POWER (4)
- 10_965PM-POWER (5)
- 11_965PM-GND/STRAPPING (6)
- 12_DDR2 SO-DIMMO
- 13_DDR2 SO-DIMM1
- 14_DDR2 ADDRESS/TERMINATION
- 15_LVDS & INVERTER CONNECTOR
- 16_TV / CRT CONN
- 17_ICh8M(1)
- 18_ICh8M(2)
- 19_ICh8M(3)
- 20_ICh8M-PEW/GND (4)
- 21_THER SENSOR & FAN
- 22_AUDIO_CODEC_ALC883
- 23_AUDIO AMP & HP JACK
- 24_AUDIO MIC JACK & PRE-AMP
- 25_TPM / MDC CONNECTOR
- 26_BLANK
- 27_ITP & Debug CONN
- 28_MiniCard1 (WLAN) / BT CONN
- 29_CLOCK_GEN-IC9LP363AGLF-T
- 30_SATA-HDD & ODD
- 31_EC-IT8511TE(1/2)
- 32_EC-IT8511TE(2/2) & ISA ROM
- 33_RICOH-R5C833_PCI
- 34_RICOH-R5C833_1394/SO
- 35_3 in 1 CARD READER
- 36_MiniCard2 (ROBSON)
- 37_LAN-RTL8110SCL
- 38_RJ45&RJ11
- 39_USB CONN
- 40_DISCHARGE
- 41_LED / SW / TOUCHPAD CONN
- 42_PORT BAR_Z1
- 43_NEWCARD
- 44_POWER-ON SEQUENCE
- 45_DCIN & BAT CONN
- 46_SREW HOLE
- 47_LAUNCH/B CONN
- 48_POWER_FLOWCHART
- 49_POWER_CHARGER
- 50_POWER_SYSTEM_+3VO & +5VO
- 51_POWER_VCORE
- 52_POWER_I/O_DDR & VTT
- 53_POWER_VCCGFX
- 54_POWER_I/O_+3VAO & +2.5VS
- 55_POWER_I/O_1.5VS & 1.15VS
- 56_POWER_GOOD_DETECT
- 57_POWER_LOAD SWITCH
- 58_POWER_I/O_Linear
- 59_History (1)



<Variant Name>

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BL_PWM_DA	O
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	CLK_PWRSERVE#	O
37	PWM3/GPA3	/	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	/	
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRL_LED	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	/	
47	CLKOUT/GPC0	/	
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	Mail_LED	O
172	TMR10/WUI2/GPC4	AC_OK#	I
175	GPC5	OP_SD#	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	/	
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	PLT_RST#	I
31	ECSC#GPD3	EXT_SC#	O
41	GPD4	/	
42	GINT/GPD5	/	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	/	
87	ADC4/GPE0	EMAIL_SW#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	PWR4G_SW#	I
90	ADC7/GPE3	DISTP_SW#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	/	
24	LPCPD#WUI6/GPE6	LID_EC#	I
25	CLKRUN#WUI7/GPE7	/	
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	I
115	PS2DAT1/GPF3	/	I
116	PS2CLK2/GPF4	TP_CLK	I/O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	/	
113	FA16/GPG0	FA16	O
112	FA17/GPG1	FA17	O
104	FA18/GPG2	FA18	O
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	/	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	I
55	GPH2	CPUPWR_GD#	I
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPI0	ICH7_PWROK	O
149	GPI1	/	
152	GPI2	MCHOK	I
155	GPI3	CHG_EN#	O
156	GPI4	PRECHG	O
168	GPI5	BAT_LL#	O
174	GPI6	BAT_LEARN	O

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type	Power_Well	Default
AB18	GPI000/BM_BUSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPI001/REQ5#	PCI_REQ#5	I/O	Core(To:5V)	GPI
G8	GPI002/PIRQE#	PCI_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPI003/PIRQF#	PCI_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPI004/PIRQG#	PCI_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPI005/PIRQH#	PCI_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPI006	NC	I/O	Core(To:3.3V)	GPI
AC18	GPI007	WLAN_BT_LED_EN#	I	Core(To:3.3V)	GPI
E21	GPI008	EXTSMI#	I	SUS(To:3.3V)	GPI
E20	GPI009	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPI010	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#/GPI011	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPI012	KBC_SC#	I	SUS(To:3.3V)	GPI
E19	GPI013	TP	I/O	SUS(To:3.3V)	GPI
R4	GPI014	NC	I/O	SUS(To:3.3V)	GPI
E22	GPI015	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPI016	PM_DPRSLPVR	O	Core(To:3.3V)	Native
D8	GPI017/GNT5#	PCI_GNT#5	I/O	Core(To:3.3V)	GPI
AC20	GPI018/STP_PCI#	STP_PCI#	O	Core(To:3.3V)	GPI
AH18	GPI019/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPI020/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPI021/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPI022/REQ4#	PCI_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#/GPI023	TP	I/O	Core(To:3.3V)	Native
R3	GPI024	NC	I/O	SUS(To:3.3V)	GPO
D20	GPI025	NC	I/O	SUS(To:3.3V)	GPO
A21	GPI026/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPI027/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPI028/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
C3	GPI029/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPI030/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPI031/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPI032/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPI033/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPI034/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPI035	NC	I/O	Core(To:3.3V)	GPO
AH19	GPI036/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPI037/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPI038	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPI039	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#/GPI048	PCI_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPI049/CPUPWRGD	H_PWRGD	I	V_CPU_IO	Native

PCI Device	IDSEL#	REQ/GNT#	Interrupts
1394	AD17	0	INTA
CARD READER	AD17	0	INTB
LAN	AD23	2	INTC

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)


-Variant Name-

ASUS		Title : System Setting	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	262E		2.00
Date: 8/15/2007		Sheet 2 of 59	



<Variant Name>

+VCCP Decoupling Capacitor (Place near CPU)



Decoupling guide from INTEL

VCCP	0.1uF	* 6pcs for CPU
VCCP	150uF	* 1pcs for CPU

<Variant Name>

ASUS		Title :CPU CAP and HOLES	
ASUSTek COMPUTER INC. NB1		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z62E		2.00
Date: 2007-5-15	Sheet 5	of 50	

U4103A

H_D#0	E2	H_D#0
H_D#1	G2	H_D#1
H_D#2	G7	H_D#2
H_D#3	M5	H_D#3
H_D#4	I7	H_D#4
H_D#5	H3	H_D#5
H_D#6	G4	H_D#6
H_D#7	F3	H_D#7
H_D#8	N8	H_D#8
H_D#9	H2	H_D#9
H_D#10	M10	H_D#10
H_D#11	N12	H_D#11
H_D#12	N8	H_D#12
H_D#13	H5	H_D#13
H_D#14	P13	H_D#14
H_D#15	K3	H_D#15
H_D#16	M2	H_D#16
H_D#17	W10	H_D#17
H_D#18	Y8	H_D#18
H_D#19	V4	H_D#19
H_D#20	M3	H_D#20
H_D#21	J1	H_D#21
H_D#22	N5	H_D#22
H_D#23	N3	H_D#23
H_D#24	W8	H_D#24
H_D#25	W9	H_D#25
H_D#26	N2	H_D#26
H_D#27	V7	H_D#27
H_D#28	Y9	H_D#28
H_D#29	P4	H_D#29
H_D#30	W3	H_D#30
H_D#31	N1	H_D#31
H_D#32	AD12	H_D#32
H_D#33	AE3	H_D#33
H_D#34	AD9	H_D#34
H_D#35	AC9	H_D#35
H_D#36	AC7	H_D#36
H_D#37	AC14	H_D#37
H_D#38	AD11	H_D#38
H_D#39	AD11	H_D#39
H_D#40	AD2	H_D#40
H_D#41	AD7	H_D#41
H_D#42	AB1	H_D#42
H_D#43	Y3	H_D#43
H_D#44	AC8	H_D#44
H_D#45	AE2	H_D#45
H_D#46	AC5	H_D#46
H_D#47	AG3	H_D#47
H_D#48	A3	H_D#48
H_D#49	AH8	H_D#49
H_D#50	A114	H_D#50
H_D#51	AE9	H_D#51
H_D#52	AE11	H_D#52
H_D#53	AH12	H_D#53
H_D#54	A3	H_D#54
H_D#55	AH5	H_D#55
H_D#56	A3	H_D#56
H_D#57	AE7	H_D#57
H_D#58	A17	H_D#58
H_D#59	A3	H_D#59
H_D#60	AE5	H_D#60
H_D#61	A3	H_D#61
H_D#62	AH2	H_D#62
H_D#63	AH13	H_D#63




HOST

H_A# 3	J13	H_A#3
H_A# 4	B11	H_A#4
H_A# 5	C11	H_A#5
H_A# 6	M11	H_A#6
H_A# 7	C15	H_A#7
H_A# 8	F16	H_A#8
H_A# 9	L13	H_A#9
H_A# 10	Q17	H_A#10
H_A# 11	C14	H_A#11
H_A# 12	K16	H_A#12
H_A# 13	B13	H_A#13
H_A# 14	L16	H_A#14
H_A# 15	J17	H_A#15
H_A# 16	B14	H_A#16
H_A# 17	K19	H_A#17
H_A# 18	P15	H_A#18
H_A# 19	B17	H_A#19
H_A# 20	B16	H_A#20
H_A# 21	H30	H_A#21
H_A# 22	L19	H_A#22
H_A# 23	D17	H_A#23
H_A# 24	M17	H_A#24
H_A# 25	N16	H_A#25
H_A# 26	J19	H_A#26
H_A# 27	B18	H_A#27
H_A# 28	E19	H_A#28
H_A# 29	B17	H_A#29
H_A# 30	B15	H_A#30
H_A# 31	E17	H_A#31
H_A# 32	C18	H_A#32
H_A# 33	A19	H_A#33
H_A# 34	B19	H_A#34
H_A# 35	N19	H_A#35
H_ADS#	Q12	H_ADS#
H_ADSTB#	H17	H_ADSTB#
H_ADSTB#	Q20	H_ADSTB#
H_BNR#	C8	H_BNR#
H_BNR#	E8	H_BNR#
H_BNR#	F12	H_BNR#
H_BNR#	D6	H_BNR#
H_BNR#	C10	H_BNR#
H_DBSY#	AM5	H_DBSY#
H_DBSY#	AM7	H_DBSY#
H_DPW#	H8	H_DPW#
H_DRDY#	K7	H_DRDY#
H_HIT#	E4	H_HIT#
H_HIT#	C6	H_HIT#
H_LOCK#	G10	H_LOCK#
H_TRDY#	B7	H_TRDY#
H_DIN#	K5	H_DIN#
H_DIN#	L2	H_DIN#
H_DIN#	AD13	H_DIN#
H_DIN#	AE13	H_DIN#
H_DSTBN#	M7	H_DSTBN#
H_DSTBN#	K2	H_DSTBN#
H_DSTBN#	AD2	H_DSTBN#
H_DSTBN#	AH11	H_DSTBN#
H_DSTBP#	L7	H_DSTBP#
H_DSTBP#	K2	H_DSTBP#
H_DSTBP#	AC2	H_DSTBP#
H_DSTBP#	A10	H_DSTBP#
H_REQ#	M14	H_REQ#
H_REQ#	E13	H_REQ#
H_REQ#	A11	H_REQ#
H_REQ#	H13	H_REQ#
H_REQ#	B12	H_REQ#
H_RS#	E12	H_RS#
H_RS#	D7	H_RS#
H_RS#	D8	H_RS#


3 H_A#(35:3) << H_A#(35:3)

3 H_REQ(4:0) << H_REQ(4:0)

3 H_D#(53:0) << H_D#(53:0)




<Variant Name>


[illegible]

	
ASUSTeK COMPUTER INC	
Size Custom	Project Name Z62E

Title : 965GM-DDR2/PEG (2)
Engineer: *Mike Lee*



<Variant Name>



U4103I

A12	VSS_1	VSS_100
A15	VSS_2	VSS_101
A17	VSS_3	VSS_102
A24	VSS_4	VSS_103
A21	VSS_5	VSS_104
A24	VSS_6	VSS_105
AB25	VSS_7	VSS_106
AB20	VSS_8	VSS_107
AB23	VSS_9	VSS_108
AB25	VSS_10	VSS_109
AB28	VSS_11	VSS_110
AB31	VSS_12	VSS_111
AC15	VSS_13	VSS_112
AC13	VSS_14	VSS_113
AC2	VSS_15	VSS_114
AC38	VSS_16	VSS_115
AC43	VSS_17	VSS_116
AC47	VSS_18	VSS_117
AD1	VSS_19	VSS_118
AD21	VSS_20	VSS_119
AD26	VSS_21	VSS_120
AD29	VSS_22	VSS_121
AD3	VSS_23	VSS_122
AD41	VSS_24	VSS_123
AD45	VSS_25	VSS_124
AD49	VSS_26	VSS_125
AD5	VSS_27	VSS_126
AD50	VSS_28	VSS_127
AD5	VSS_29	VSS_128
AE10	VSS_30	VSS_129
AE14	VSS_31	VSS_130
AE2	VSS_32	VSS_131
AF20	VSS_33	VSS_132
AF24	VSS_34	VSS_133
AF24	VSS_35	VSS_134
AG2	VSS_36	VSS_135
AG38	VSS_37	VSS_136
AG45	VSS_38	VSS_137
AG47	VSS_39	VSS_138
AG47	VSS_40	VSS_139
AG50	VSS_41	VSS_140
AH3	VSS_42	VSS_141
AH40	VSS_43	VSS_142
AH41	VSS_44	VSS_143
AH7	VSS_45	VSS_144
AH5	VSS_46	VSS_145
AH3	VSS_47	VSS_146
AH11	VSS_48	VSS_147
AH13	VSS_49	VSS_148
AH21	VSS_50	VSS_149
AH24	VSS_51	VSS_150
AH29	VSS_52	VSS_151
AH45	VSS_53	VSS_152
AH45	VSS_54	VSS_153
AH9	VSS_55	VSS_154
AK20	VSS_56	VSS_155
AK21	VSS_57	VSS_156
AK26	VSS_58	VSS_157
AK28	VSS_59	VSS_158
AK31	VSS_60	VSS_159
AK51	VSS_61	VSS_160
AL1	VSS_62	VSS_161
AM11	VSS_63	VSS_162
AM15	VSS_64	VSS_163
AM3	VSS_65	VSS_164
AM4	VSS_66	VSS_165
AM11	VSS_67	VSS_166
AM5	VSS_68	VSS_167
AN1	VSS_69	VSS_168
AN35	VSS_70	VSS_169
AN39	VSS_71	VSS_170
AN5	VSS_72	VSS_171
AN7	VSS_73	VSS_172
AN7	VSS_74	VSS_173
AP4	VSS_75	VSS_174
AP48	VSS_76	VSS_175
AP50	VSS_77	VSS_176
AP51	VSS_78	VSS_177
AP2	VSS_79	VSS_178
AP39	VSS_80	VSS_179
AP44	VSS_81	VSS_180
AP47	VSS_82	VSS_181
AT10	VSS_83	VSS_182
AT14	VSS_84	VSS_183
AT14	VSS_85	VSS_184
AT11	VSS_86	VSS_185
AT49	VSS_87	VSS_186
AU1	VSS_88	VSS_187
AU23	VSS_89	VSS_188
AU23	VSS_90	VSS_189
AU3	VSS_91	VSS_190
AU36	VSS_92	VSS_191
AU49	VSS_93	VSS_192
AV30	VSS_94	VSS_193
AV30	VSS_95	VSS_194
AV48	VSS_96	VSS_195
AW1	VSS_97	VSS_196
AW12	VSS_98	VSS_197
AW16	VSS_99	VSS_198

CRESTLINE_965GM

U4103J

C46	VSS_199	VSS_287
C50	VSS_200	VSS_288
C7	VSS_201	VSS_289
D13	VSS_202	VSS_290
D24	VSS_203	VSS_291
D3	VSS_204	VSS_292
D32	VSS_205	VSS_293
D39	VSS_206	VSS_294
D45	VSS_207	VSS_295
D49	VSS_208	VSS_296
E10	VSS_209	VSS_297
E16	VSS_210	VSS_298
E24	VSS_211	VSS_299
E28	VSS_212	VSS_300
E32	VSS_213	VSS_301
E47	VSS_214	VSS_302
F19	VSS_215	VSS_303
F36	VSS_216	VSS_304
FA	VSS_217	VSS_305
F40	VSS_218	
F50	VSS_219	
G1	VSS_220	
G13	VSS_221	
G16	VSS_222	
G19	VSS_223	
G24	VSS_224	
G28	VSS_225	
G29	VSS_226	
G33	VSS_227	
G42	VSS_228	
G45	VSS_229	
G48	VSS_230	
G8	VSS_231	
H24	VSS_232	
H28	VSS_233	
H4	VSS_234	
H45	VSS_235	
J11	VSS_236	
J16	VSS_237	
J2	VSS_238	
J24	VSS_239	
J28	VSS_240	
J33	VSS_241	
J35	VSS_242	
J39	VSS_243	
K12	VSS_245	
K47	VSS_246	
K8	VSS_247	
L1	VSS_248	
L17	VSS_249	
L20	VSS_250	
L24	VSS_251	
L28	VSS_252	
L3	VSS_253	
L38	VSS_254	
L49	VSS_255	
M28	VSS_256	
M42	VSS_257	
M46	VSS_258	
M49	VSS_259	
M5	VSS_260	
M50	VSS_261	
M9	VSS_262	
N11	VSS_263	
N14	VSS_264	
N17	VSS_265	
N29	VSS_266	
N32	VSS_267	
N36	VSS_268	
N39	VSS_269	
N44	VSS_270	
N49	VSS_271	
N7	VSS_272	
P19	VSS_273	
P2	VSS_274	
P23	VSS_275	
P3	VSS_276	
P50	VSS_277	
P23	VSS_278	
P39	VSS_279	
T40	VSS_280	
T47	VSS_281	
U41	VSS_282	
U45	VSS_283	
U50	VSS_284	
V2	VSS_285	
V3	VSS_286	
W11	VSS_287	
W39	VSS_288	
W43	VSS_289	
W47	VSS_290	
W5	VSS_291	
W7	VSS_292	
Y13	VSS_293	
Y2	VSS_294	
Y41	VSS_295	
Y45	VSS_296	
Y49	VSS_297	
Y5	VSS_298	
Y50	VSS_299	
Y11	VSS_300	
P29	VSS_301	
T29	VSS_302	
T31	VSS_303	
T33	VSS_304	
R28	VSS_305	

VSS

VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313

GND

AA32
AB32
AD32
AF29
AF29
AV25
H50

7 MCH_CFG_19

7 MCH_CFG_20

7 MCH_CFG_12

7 MCH_CFG_13

7 MCH_CFG_5

7 MCH_CFG_7

7 MCH_CFG_9

7 MCH_CFG_16

CFG19 : DMI LANE REVERSAL
LOW = NORMAL (default)
HIGH = LANES REVERSED

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational
HIGH = SDVO and PCIE are operating simultaneously via the PEG port

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01 = XOR Mode Enabled
10 = All-Z Mode Enabled
11 = Normal Operation (Default)

CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG7 : CPU STRAP
HIGH = Mobile CPU (Default)
LOW = Reserved

CFG9 : PCIE GRAPHIC LANE
LOW = REVERSE LANE
HIGH = Normal Operation (Default)

CFG16 : Dynamic ODT STRAP
Low = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (default)

<Variant Name>

		Title 965GM GND/Strapping (6)	
ASUS® COMPUTER INC		Engineer: Mike Lee	
Size Custom	Project Name Z62E	Rev 2.003	
Date: 5/15/2007		Sheet 11 of 59	

8,14 M_A_A[0..13]

DIMM1A

>>M_A_DQ[0..63] 8

8,14 M_A_BS#2

8,14 M_A_BS#0

8,14 M_A_BS#1

7,14 SCS0#

7,14 SCS1#

7 DCLK0

7 DCLK1

7 DCLK1#

7,14 SCKE0

7,14 SCKE1

8,14 M_A_CAS#

8,14 M_A_RAS#

8,14 M_A_WEF

13,19,25,28,29,36,43 SMB_CLK_S

13,19,25,28,29,36,43 SMB_DAT_S

7,14 ODT0

7,14 ODT1

8 M_A_DM[0..7]

8 M_A_DQS[0..7]

8 M_A_DQS[0..7]


8 M_A_DQS[0..7]

M_A A0 102
M_A A1 101
M_A A2 100
M_A A3 99
M_A A4 98
M_A A5 97
M_A A6 96
M_A A7 95
M_A A8 94
M_A A9 93
M_A A10 92
M_A A11 91
M_A A12 90
M_A A13 89
M_A A14 88
M_A A15 87
M_A A16 86
M_A A17 85
M_A A18 84
M_A A19 83
M_A A20 82
M_A A21 81
M_A A22 80
M_A A23 79
M_A A24 78
M_A A25 77
M_A A26 76
M_A A27 75
M_A A28 74
M_A A29 73
M_A A30 72
M_A A31 71
M_A A32 70
M_A A33 69
M_A A34 68
M_A A35 67
M_A A36 66
M_A A37 65
M_A A38 64
M_A A39 63
M_A A40 62
M_A A41 61
M_A A42 60
M_A A43 59
M_A A44 58
M_A A45 57
M_A A46 56
M_A A47 55
M_A A48 54
M_A A49 53
M_A A50 52
M_A A51 51
M_A A52 50
M_A A53 49
M_A A54 48
M_A A55 47
M_A A56 46
M_A A57 45
M_A A58 44
M_A A59 43
M_A A60 42
M_A A61 41
M_A A62 40
M_A A63 39
M_A A64 38
M_A A65 37
M_A A66 36
M_A A67 35
M_A A68 34
M_A A69 33
M_A A70 32
M_A A71 31
M_A A72 30
M_A A73 29
M_A A74 28
M_A A75 27
M_A A76 26
M_A A77 25
M_A A78 24
M_A A79 23
M_A A80 22
M_A A81 21
M_A A82 20
M_A A83 19
M_A A84 18
M_A A85 17
M_A A86 16
M_A A87 15
M_A A88 14
M_A A89 13
M_A A90 12
M_A A91 11
M_A A92 10
M_A A93 9
M_A A94 8
M_A A95 7
M_A A96 6
M_A A97 5
M_A A98 4
M_A A99 3
M_A A100 2
M_A A101 1
M_A A102 0


DQ0 5
DQ1 7
DQ2 17
DQ3 19
DQ4 4
DQ5 6
DQ6 16
DQ7 14
DQ8 23
DQ9 25
DQ10 25
DQ11 37
DQ12 20
DQ13 22
DQ14 38
DQ15 43
DQ16 43
DQ17 45
DQ18 55
DQ19 57
DQ20 44
DQ21 46
DQ22 58
DQ23 61
DQ24 61
DQ25 73
DQ26 75
DQ27 62
DQ28 64
DQ29 74
DQ30 74
DQ31 123
DQ32 125
DQ33 132
DQ34 137
DQ35 124
DQ36 126
DQ37 134
DQ38 136
DQ39 141
DQ40 143
DQ41 153
DQ42 140
DQ43 140
DQ44 142
DQ45 150
DQ46 154
DQ47 157
DQ48 159
DQ49 173
DQ50 175
DQ51 158
DQ52 160
DQ53 174
DQ54 176
DQ55 179
DQ56 181
DQ57 189
DQ58 191
DQ59 180
DQ60 182
DQ61 182
DQ62 192
DQ63 194

DDR_DIMM_200P
12G025C22000


VTT_REF -> 10/10 mils




Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these Caps near SO DIMM 0




<Variant Name>







- << M_A_A[0..13] 8,12
- << M_A_BS[0..2] 8,12
- << M_B_A[0..13] 8,13
- << M_B_BS[0..2] 8,13
- << SCKE[0:3] 7,12,13
- << ODT[0:3] 7,12,13




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS




<Variant Name>

TV OUT

checklist suggests
150ohm/100MHz &
6pF





CRT OUT






CRT1

checklist suggests 47ohm/100MHz










Thermal Sensor



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS

12 mils

=====GND

10 mils

=====H_THERMDA(10 mils)

10 mils

=====H_THERMDC(10 mils)

10 mils

=====GND



12 mils

-----OTHER SIGNALS

Avoid BPSB.Power

Custom	Z62E
Date: 星期五, 五月 15, 2007	Sheet 22 of 59


GAIN1	GAIN0	
0	0	6db
0	1	10db
1	0	15.6db
1	1	21.6db



SPEAKER CONN.

To Internal Speaker Connector

SPK_L_R1







SPEAKER is 4 ohm + 15% / 2W / 79 + 3db (美星电子)
P/N:04-170003610

SPEAKER WILL BE
CHANGE BY ME_061213

HEADPHONE JACK



HP_SPDIF1




	JACK REMOVE	JACK INSERTION	
		HEADPHONE	S/PDIF
PIN6	OPEN	LOW	OPEN
PIN7	HIGH	LOW	LOW

<Variant Name>


ASUS		Title : HP JCAK & AMP	
Size	Project Name	Engineer:	Mike Lee
Custom			
262E		Rev 2.03	
Date: JUN 14 15, 2007		Sheet 23 of 59	





TPM



MDC




<Variant Name>




<Variant Name>

ITP




For Debug





-Variant Name-

ASUS		Title : ITP/Debug connector	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name		Rev
Custom	Z62E		2.00
Date: 11/15/2007		Sheet 27 of 50	



The diagrams show two power supply decoupling circuits. The left circuit is for a +3VS supply, featuring capacitors C279 (0.1uF/16V) and C280 (10uF/10V) connected in parallel to ground. The right circuit is for a +5VS supply, featuring capacitors C278 (0.1uF/16V) and CE10 (100uF/6.3V_7343D) connected in parallel to ground.

[illegible]


CD-ROM



<Variant Name>



Title : HDD & CDROM
Engineer: Mike Lee

Size Custom	Project Name Z62E
Date: 15.0007	Sheet 30 of 59






BIOS:05G001204043

ISA ROM

EC Hardware Strapping

[FA3/ BADDR1 : FA2/ BADDR0]

- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 01: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 10: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset


FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming






FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS




<Variant Name>







1. The area is as compact as possible, length < 10 mm
2. TPA Pair and TPB pair mismatch < 2.5mm
3. No via recommend , maximum is one.
4. Total length < 50 mm
5. Differential impedance is 110+/- 6 ohm
6. TPA Pair trace or TPB pair trace mismatch < 1.25mm




12G13101004G

<Variant Name>


ASUS		Title : R5C32_1394/SD	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	262E	2.0G	
Date: 8/8	7/8 15, 2007	Sheet	34 of 99



LAN PORT




RING1





12G17000002B

RJ45_RJ11











12G142111120






<Variant Name>

ASUS		Title : RJ11+45	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	262E	2.03	
Date: 2007-05-15, 2007		Sheet 38 of 59	



<Variant Name>

ASUS		Title : USB CONN X 5	
ASUSTek COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	Z62E	2.00	
Date: 2007-05-15, 2007		Sheet 39 of 50	



TOUCH PAD SWITCH


2007/1/15 change SW

Touch pad Definition


1	2	3	4	5	6	7	8	9	10	11	12
R	x	x	L	GND	GND	CLK	CLK	DAT	DAT	VDD	VDD

Z62F: pin1 reversal


-Variant Name-




PORT BAR III




PORT_BAR_Z1






ExpressCard Header


EXPRESS1



NEWCARD CLK Request





NEWCARD Wake#




NewCard Ejector

EJECTOR1





-Variant Name-

BAT_IN1




DC Power Jack




--Variant Name--

ASUS		Title : DC/BATT IN	
ASUSTek COMPUTER INC		Engineer: Miko Lee	
Size	Project Name	Rev	
Custom		2.0G	
Z62E			
Date: 2007.04.15.2007	Sheet 44	of 99	








SCREW HOLES









-Variant Name-

ASUS		Title : Screw Hole	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom		2.00	
Z62E			
Date: 8/8	7/8 15, 2007	Sheet 46	of 99




LAUNCH_BD1



<Variant Name>

ASUS		Title : Launch Board	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
B		2.03	
Date: 8/15/2007		Sheet	47 of 59



AC IN Threshold 2,048Vmax A/D DOCK IN > 17,44V active

Setting the Adapter Input Current Limit

Adapter $I_{in(max)} = [0.075V/R_{sense(ADin)}] * [V_{CLS}/V_{REF}]$
 $V_{CLS} = 2.865V$

Adaptor Max. Current :

PR5708=20K PR5714 = 178K; Ilimit = 4.5A; 81W
PR5708=27K PR5714 = 47K; Ilimit = 3.175A; 60W

Setting the Charge Voltage

$$V_{batt} = Cell * \{ V_{ref} + [(V_{CTL} - 1.8V) / 9.52] \}$$

$$V_{CTL} = 1.588V \Rightarrow V_{batt} = 4.2V$$

Setting the Charge Current

Charge Current Ichg = [0.075V/Rsense(CHG)]*[VICTL/3.6V]
Rsense(CHG) = 15m Ohm

Pre-Charging Mode :

Precharging current = 148 ~

$$V_{ictl} = 0.107V \sim 0.109V$$

Battery Cell Selection :

BATSEL_2P# = 1, 3 Cells; Vc1t1 = 2.084V

$$\Rightarrow I_{\text{charge}} = 1.6933 \text{ A}$$


BATSEL 2P# = 0, 6 or 9 Cells; Vict1 = 2.111V

$$\Rightarrow I_{\text{charge}} = 2.9329 \text{ A}$$

PR5709=120K PR5715 = 120K; lcharge = 2.9329A

Mode pin : Vmode > 2.8V (tie to LDO pin) ----> 4 Cells
2.0 > Vmode > 1.6V (floating) ----> 3 Cells
0.8 > Vmode (tie to GND) ----> Learning mode
VICTL < 0.8V or DCIN < 7V --> Charger Disable

MAX8725_REF : 4.2235V
MAX8725_LDO : 5.4V





Battery Voltage


BAT_IN_OC# = 1: Battery absence
BAT_IN_OC# = 0: Battery Plug-in
⇒BAT_IN 31

TS# = 1; Battery absence

AC ABR IIC = 1. A dent is present








PR405 => 11.5K
PR461 => 300K
PR460 => 130K


SELO	SEL1	Voltage
L	L	1.808V
X	L	1.764
L	X	1.705
X	X	1.661

Implemet Intel 965GM --> PR534
Implemet Other VGA Chipset --> PR533

VID Set Rule :
 Implemet Intel 965GM --> PR535 ~PR539
 Implemet ATI M72S --> PR502, PR504 -> 1.03V



		Title : <Title>	
ASUSTek COMPUTER Inc.		Engineer: <i>Winnie Chen</i>	
Size A3	Project Name Z62E	Rev 2.0G	
Date: 星期二, 五月 15, 2007		Sheet 53 of 59	



+1.50V / 6.5A


+1.05V / 10A

SEL0	Voltage
L	1.519V
X	1.410V



SEL0	Voltage
L	1.060V
X	0.960V


Net	Width	Net	Width
1.05V_1.5V_VCC	25mil	+1.5VO_SS	15mil
1.05V_1.5V_PWRGD	10mil	AC_BAT_SYS	Shape
1.05V_1.5V_VIN	25mil	+1.05VO_EN	10mil
+1.5VO_EN	10mil	+1.05VO_LG	25mil
+1.5VO_LG	25mil	+1.05VO_HG	25mil
+1.5VO_HG	25mil	+1.05VO_PHASE	Shape
+1.5VO_PHASE	Shape	+1.05VO_BOOT	25mil
+1.5VO_BOOT	25mil	+1.05VO_MODSEL	10mil
+1.5VO_MODSEL	10mil	+1.05VO_CS	10mil
+1.5VO_CS	10mil	+1.05VO_FB	10mil
+1.5VO_FB	10mil	+1.05VO_OCSSET	25mil
+1.5VO_OCSSET	15mil	+1.05VO_SS	15mil
+1.5VO_SUR	Shape	+1.05VO_SUR	Shape

Power Good Detector



SUSC#_PWR POWER





<Variant Name>



Title : POWER_I/O_DDR & VTT

Engineer:

<OrgName>

Size	Project Name
------	--------------

Custom **Z98S**

Date: 星期日, 五月 15, 2007

Sheet 58 of 59

Rev

9

2007/05/15 Follow EN-0035869 to modify circuit.