




Z62H

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BL_PWM_DA	O
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	CLK_PWRSERVE#	O
37	PWM3/GPA3	/	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	/	
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRL_LED	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0/GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	/	
47	CLKOUT/GPC0	/	
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	Mail_LED	O
172	TMR10/WUI2/GPC4	AC_OK#	I
175	GPC5	OP_SD#	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	/	
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	PLT_RST#	I
31	ECSC1#/GPD3	EXT_SC#	O
41	GPD4	/	
42	GIN1/GPD5	/	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	/	
87	ADC4/GPE0	EMAIL_SW#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	PWR4G_SW#	I
90	ADC7/GPE3	DISTP_SW#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	/	
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	I
115	PS2DAT1/GPF3	/	I
116	PS2CLK2/GPF4	TP_CLK	I/O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	/	
113	FA16/GPG0	FA16	O
112	FA17/GPG1	FA17	O
104	FA18/GPG2	FA18	O
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	/	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	I
55	GPH2	CPUPWR_GD#	I
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPI0	ICH7_PWROK	O
149	GPI1	/	
152	GPI2	MCHOK	I
155	GPI3	CHG_EN#	O
156	GPI4	PRECHG	O
168	GPI5	BAT_LL#	O
174	GPI6	BAT_LEARN	O

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type	Power_Well	Default
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPIO01/REQ5#	PCI_REQ#5	I/O	Core(To:5V)	GPI
G8	GPIO02/PIRQE#	PCI_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPIO03/PIRQF#	PCI_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPIO04/PIRQG#	PCI_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPIO05/PIRQH#	PCI_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPIO06	NC	I/O	Core(To:3.3V)	GPI
AC18	GPIO07	WLAN_BT_LED_EN#	I	Core(To:3.3V)	GPI
E21	GPIO08	EXTSMI#	I	SUS(To:3.3V)	GPI
E20	GPIO09	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPIO10	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#/GPIO11	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPIO12	KBC_SC#	I	SUS(To:3.3V)	GPI
E19	GPIO13	TP	I/O	SUS(To:3.3V)	GPI
R4	GPIO14	NC	I/O	SUS(To:3.3V)	GPI
E22	GPIO15	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPIO16	PM_DPRSPLVR	O	Core(To:3.3V)	Native
D8	GPIO17/GNT5#	PCI_GNT#5	I/O	Core(To:3.3V)	GPO
AC20	GPIO18/STP_PCI#	STP_PCI#	O	Core(To:3.3V)	GPO
AH18	GPIO19/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPIO20/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPIO21/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPIO22/REQ4#	PCI_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#/GPIO23	TP	I/O	Core(To:3.3V)	Native
R3	GPIO24	NC	I/O	SUS(To:3.3V)	GPO
D20	GPIO25	NC	I/O	SUS(To:3.3V)	GPO
A21	GPIO26/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPIO27/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPIO28/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
C3	GPIO29/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPIO30/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPIO31/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPIO33/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPIO34/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPIO35	NC	I/O	Core(To:3.3V)	GPO
AH19	GPIO36/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPIO37/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPIO38	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPIO39	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#/GPIO48	PCI_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPIO49/CPUPWRGD	H_PWRGD	I	V_CPU_IO	Native


PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	INTB-->INTB
1394	AD17	0	INTA-->INTA
LAN	AD16	REQ#2/GNT#2	INTA-->INTD

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)



LUNCH

		Title : System Setting	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
Custom	Z62H		1.0
Date:	Thursday, August 09, 2007	Sheet	2 of 63





LUNCH






Non-Stuff

Decoupling guide from INTEL 44A for Merom


VCORE 22uF/10V * 32pcs, 330uF/2V * 6pcs
VCCP 0.1uF * 6pcs, 150uF * 1pcs

LUNCH

ASUS		Title : CPU CAP	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
Custom	Z62H		1.0
Date: Thursday, August 09, 2007		Sheet	5 of 63







Place 0.1uF under M672 solder side,
less 100mils from M672 Pin



LUNCH









02G020003600 C.S SIS307LVMV(B0) BGA169 SIS SIS307LV
 02G020003601 C.S SIS307ELV(B0) BGA167 SIS SIS307ELV

	REF.	307ELV	307DV/CP	307LV
V2COMP	T8C26	0ohm	Stuff	Stuff
	T8RC34	X	X	X
V2RSET	T8R10	Stuff	X	X
	T8R11	X	Stuff	Stuff
EXTSWING	T8R12	X	Stuff	X
	T8R14	Stuff	X	Stuff
	T8R15	Stuff	X	Stuff
	T8C33	Stuff	X	Stuff





LUNCH

ASUS		Title : DDR2 CLOCK BUFFER	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
Custom	Z62H		1.0
Date: Thursday, August 09, 2007		Sheet 12 of	63



RTC BATTERY


Do Not Stuff





Place on the Door Area

JRST1

Place on the Door Area



SMBus



U6B

CPU_S

APIC

LPC

RTC

SMBUS

HD Audio


ACPI/Others

GPIO

GMAC

PCI Express

Do Not Stuff



+1.8VSUS

AVSS_GMACMP18

AVDD_GMACMP18

OSC25MHO

OSC25MH

GTCLK

EXTCLK

TXCLK

TXEN

TXER

TXD0

TXD1

TXD2

TXD3

RGMCM_P_N

RGMCM_P_P

RGMVREF

RCLK

RXDV

RXRER

RXD0

RXD1

RXD2

RXD3

COL

CRS

MDC

MDIO

GPIO21

GPIO22

GPIO23

GPIO24

PRX0+

PRX0-

PTX0+

PTX0-

PRX1+

PRX1-

PTX1+

PTX1-

NC11

NC10

NC9

NC8

NC7

NC6

NC5

NC4

PCLK100P

PCLK100N

AVDD_PEXTRX

AVSS_PEXTRX

RSET0

RSET1

PCIEPRNT1

PCIEPRNT0

GPIO0

GPIO1

GPIO2

GPIO3

GPIO4

GPIO5

GPIO6

GPIO7

GPIO8

GPIO9

GPIO10

GPIO11

GPIO12

GPIO13

GPIO14

GPIO15

GPIO16

GPIO17

GPIO18

GPIO19

GPIO20

GPIO21

GPIO22

GPIO23

GPIO24

GPIO25

GPIO26

GPIO27

GPIO28

GPIO29

GPIO30

GPIO31

GPIO32

GPIO33

GPIO34

GPIO35

GPIO36

GPIO37

GPIO38

GPIO39

GPIO40

GPIO41

GPIO42

GPIO43

GPIO44

GPIO45

GPIO46

GPIO47

GPIO48

GPIO49

GPIO50

GPIO51

GPIO52

GPIO53

GPIO54

GPIO55

GPIO56

GPIO57

GPIO58

GPIO59

GPIO60

GPIO61

GPIO62

GPIO63

GPIO64

GPIO65

GPIO66

GPIO67

GPIO68

GPIO69

GPIO70

GPIO71

GPIO72

GPIO73

GPIO74

GPIO75

GPIO76

GPIO77

GPIO78

GPIO79

GPIO80

GPIO81

GPIO82

GPIO83

GPIO84

GPIO85

GPIO86

GPIO87

GPIO88

GPIO89

GPIO90

GPIO91

GPIO92

GPIO93

GPIO94

GPIO95

GPIO96

GPIO97

GPIO98

GPIO99

GPIO100

GPIO101

GPIO102

GPIO103

GPIO104

GPIO105

GPIO106

GPIO107

GPIO108

GPIO109

GPIO110

GPIO111

GPIO112

GPIO113

GPIO114

GPIO115

GPIO116

GPIO117

GPIO118

GPIO119

GPIO120

GPIO121

GPIO122

GPIO123

GPIO124

GPIO125

GPIO126

GPIO127

GPIO128

GPIO129

GPIO130

GPIO131

GPIO132

GPIO133

GPIO134

GPIO135

GPIO136

GPIO137

GPIO138

GPIO139

GPIO140

GPIO141

GPIO142

GPIO143

GPIO144

GPIO145

GPIO146

GPIO147

GPIO148

GPIO149

GPIO150

GPIO151

GPIO152

GPIO153

GPIO154

GPIO155

GPIO156

GPIO157

GPIO158

GPIO159

GPIO160

GPIO161

GPIO162

GPIO163

GPIO164

GPIO165

GPIO166

GPIO167

GPIO168

GPIO169

GPIO170

GPIO171

GPIO172

GPIO173

GPIO174

GPIO175

GPIO176

GPIO177

GPIO178

GPIO179

GPIO180

GPIO181

GPIO182

GPIO183

GPIO184

GPIO185

GPIO186

GPIO187

GPIO188

GPIO189




GPIO190


GPIO191


GPIO192

GPIO193


USB 0	USB Conn.
USB 1	USB Conn.
USB 2	USB Conn.
USB 3	USB Conn.
USB 4	USB NEWCARD
USB 5	USB MINICARD
USB 6	CMOS Camera
USB 7	Bluetooth









H=5.2mm Standard Type, 12G025122007
Channel A, DIMM 1









DDR2: Command, Control Signal need termination


Layout note: Place one cap close to every 2 pull-up resistors terminated to +0.9V

LUNCH



ESD Diodes

Place ESD Diodes near CRT Connector




BOM change to 12G101102152

CRT Connector


LUNCH

ASUS		Title : CRT Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007	Sheet	20	of 63


LCD Power Switch



LVDS NUT



LVDS Connector



1.2G

Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

LUNCH




ASUS		Title : LVDS Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
Custom	Z62H		1.0
Date: Thursday, August 09, 2007	Sheet	21	of 63

INVERTER Interface



BIOS
LCD_BACKOFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.




BIOS
BACK_ADJ: KBC output PWM signal (adjust pulse width) to adjust Back light.

Inverter Board built in 14.1W LCD Panel



Inverter, Internal MIC, Camera





8 CLK_NB14
14 CLK_SB14
11 CLK_VB14





28 CLK_C8PCI
13 CLK_ICHPCI
44 CLK_DEBUG
14 STP_PCI#

45 CLK_TPMPCI
35 CLK_NEWCARD_REQ#
36 CLK_MINICARD_REQ#
24 CLK_ECPCI



8 CLK_ZCLK_NB
13 CLK_ZCLK_SB

15 CLK_USB12

14,27,56 STP_CPU#




3 CPU_BSEL0
3 CPU_BSEL1
3 CPU_BSEL2





CLK trapped by CPU's BSEL

BSEL2	BSEL1	BSEL0	BCLK
0	0	1	133MHz
0	1	1	166MHz
0	1	0	200MHz
0	0	0	266MHz




LUNCH


$$t_D = 0.69 \cdot 10^6 \cdot CD \text{ (sec)} = 6.9 \text{ ms}$$



The diagram shows the timing of signals for ZRN1A-D. The signals are TP_DAT (red), TP_CLK (red), and Do Not Stuff (blue). The signals are shown for T11 and T12. The signals are shown for ZRN1A, ZRN1B, ZRN1C, and ZRN1D. The signals are shown relative to +5VS.

Signal	T11	T12	ZRN1A	ZRN1B	ZRN1C	ZRN1D
Do Not Stuff	1	1	1	1	1	1
TP_DAT	1	1	1	1	1	1
TP_CLK	1	1	1	1	1	1

TP_SPI: SPI flash mode
0: select SPI flash mode (need external pull-low)
1: select ISA flash mode (Power-On Default)



3V_5V_PWRGD ZR10 1 2 Do Not Str



LUNCH




ASUSTek Computer INC.

Z62H






Custom **Z62H**
Date: Thursday, August 00, 2008

Sheet 24 of 60



ASUS P/N:
A0 : 02G890000400
B1 : 02G890000410





ASUS P/N:
A2:02G751006700
B0:02G751006710



*All termination resistors should be near chip





Power ON & OFF:



	S5	S0	S5
S3AUXSW#	1	1	1
SB_PSON#	1	0	1
SUSC# (S4)	0	1	0
SUSB# (S3)	0	1	0
Power Status	System	Main	System

Sleep & Wake up


	S0	S3	S0
S3AUXSW#	1	0	0
SB_PSON#	0	0	1
SUSC# (S4)	1	1	1
SUSB# (S3)	1	1	1
Power Status	Main	Main	System, S4

LUNCH

ASUS		Title : OTHER	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007		Sheet 27 of 63	




SD enable : UDIO3 pull-up
 MMC enable : UDIO4 pull-up
 Use EEPROM : UDIO5 pull-down
 Otherwise : disable or non-use





LUNCH



ASUS		Title : R5C833_1394/SD	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007	Sheet	29	of 63



Card Reader Power Switch





3 in 1 Card Reader






LUNCH

ASUS		Title 3 in 1 Card Reader	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007	Sheet	30	of 63



GAIN0	GAIN1	
0	0	6db
0	1	10db
1	0	15.6db
1	1	21.6db



Headphone & S/PDIF Jack





Microphone-In Jack



Jack Plug-in Detection

LUNCH










ASUS		Title : Audio JACK	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007		Sheet	33 of 63




LUNCH

ASUS		Title : MIC PreAmp.	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Z62H	Rev 1.0
Custom			
Date: Thursday, August 09, 2007		Sheet	34 of 63

066030057011 POWER SW. P2231TFC1 TSSOP-20 ENE P2231TFC1
066030057012 POWER SW. P2231TFC2 TSSOP-20 ENE P2231TFC2




NewCard Header









ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V

NewCard Ejector



LUNCH


ASUS		Title : NEWCARD	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size Custom	Project Name Z62H	Rev 1.0	
Date: Thursday, August 09, 2007		Sheet 35 of 63	



LUNCH

ASUS		Title : MINICARD - WLAN	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
Custom	Z62H		1.0
Date: Thursday, August 09, 2007		Sheet	36 of 63

LAUNCH BOARD Connector



5


4

3

2

1


S_MARATHON#



12G091031041

S_GND


S_INTERNET#



12G091031041

S_GND


S_EMAIL#



12G091031041

S_GND


S_DISTP#



12G091031041

S_GND


S_PWR_SW#




12G091031041

S_GND


LAUNCH2




HDD_LED1





NUM_LED1



CAP_LED1



SCLR_LED1



LUNCH

ASUS		Title : LAUNCH BOARD	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Monday, August 13, 2007		Sheet	38 of 63

5


4

3


2

1

SATA HDD Connector



ODD Connector



LUNCH



Title : HDD & ODD

ASUSTek Computer INC.

Engineer: *Jack Hsu*


Size	Project Name
Custom	Z62H

Z62H

Date: Thursday, August 09, 2007

Sheet 39 of 63

MDC Connector





MDC Nut




TRANS1


Giga LAN Transformer H=3mm




12-142313122



RING1




RJ45_11



LUNCH

TouchPad Connector






Touch pad Definition

1	2	3	4	5	6	7	8	9	10	11	12
R	x	x	L	GND	GND	CLK	CLK	DAT	DAT	VDD	VDD

Z62F: pin1 reversal






Keyboard Connector



TOUCH PAD SWITCH

LUNCH


USB Power & OC Alert




LUNCH

ASUS		Title : USB Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007	Sheet	42	of 63


Bluetooth Connector



Debug Connector



TPM Connector




TPM1

12G16080020J


Pin 6: +3VA
Pin 13: SMB_CLK
Pin 14: SMB_DAT
Removed!!

TPM Nut



LUNCH



ASUS		Title : TPM Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007	Sheet	45	of 63



SYSTEM Fan Connector


LUNCH

ASUS		Title : Fan Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
Custom	Z62H		1.0
Date: Thursday, August 09, 2007		Sheet	46 of 63



LUNCH

ASUS		Title : DC-IN & BAT-IN	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007	Sheet	47	of 63



LUNCH



Title : **BLANK**


ASUSTek Computer INC.

Engineer: *Jack Hsu*


Size	Project Name	Rev
Custom	Z62H	1.0

Date: *Thursday, August 09, 2007* Sheet *48* of *63*


POWER LED




Battery Charge LED



Email LED




Bluetooth LED Wireless LED



LUNCH


ASUS		Title : LED	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007		Sheet	49 of 63




LUNCH

ASUS		Title : Discharger	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Thursday, August 09, 2007		Sheet	50 of 63

SCREW HOLES





 AC_IN Threshold 2.048Vmax A/D_DOCK_IN > 17.44V active

Setting the Adapter Input Current Limit

Adapter lin(max) = [0.075V/Rsense(ADin)]*[VCLS/VREF]
VCLS= 2.865V

Adaptor Max. Current :

PR5708=20K PR5714 = 178K; Ilimit = 4.5A; 81W
PR5708=27K PR5714 = 47K; Ilimit = 3.175A; 60W

Setting the Charge Voltage

$$V_{batt} = Cell * \{ V_{ref} + [(V_{CTL} - 1.8V) / 9.52] \}$$

$$V_{CTL} = 1.588V \Rightarrow V_{batt} = 4.2V$$

Setting the Charge Current

Charge Current Ichg = [0.075V/Rsense(CHG)]*[VICTL/3.6V]
Rsense(CHG)= 15m Ohm

Pre-Charging Mode :

Precharging current = 148 ~ 152mA
V_{ictl} = 0.107V ~ 0.109V



Battery Cell Selection :

BATSEL_2P# = 1, 3 Cells; V_{ictl} = 2.084V
=> I_{charge} = 1.6933A
BATSEL_2P# = 0, 6 or 9 Cells; V_{ictl} = 2.111V
=> I_{charge} = 2.9329A

PR5709=120K PR5715 = 120K; Icharge = 2.9329A

Mode pin : Vmode > 2.8V (try to LDO pin) ----> 4 Cells
2.0 > Vmode > 1.6V (floating) ----> 3 Cells
0.8 > Vmode (try to GND) ----> Learning mode
VICTL < 0.8V or DCIN < 7V --> Charger Disable

MAX8725_REF : 4.2235V
MAX8725_LDO : 5.4V



Battery Voltage

BAT_IN_OC# = 1; Battery absence
BAT_IN_OC# = 0; Battery Plug-in

→BAT_IN 24

TS# = 1; Battery absence
TS# = 0; Battery Plug-in

LUNCH




Title : POWER CHARGER

ASUSTek Computer INC. Engineer:

Size	Project Name
------	--------------

C	Z62H
---	------



Net	Width	Net	Width
3V_5V_DDR#	10mil	AC_BAT_SYS	Shape
3V_5V_EN	10mil	+5VAO	25mil
3V_5V_PWRGD	10mil	+3VO_FB	10mil
3V_5V_VIN	25mil	+3VO_COMP	10mil
+5VO_FB	10mil	+3VO_SS	15mil
+5VO_COMP	10mil	+3VO_BOOT	25mil
+5VO_SS	15mil	+3VO_HG	25mil
+5VO_BOOT	25mil	+3VO_HG_R	25mil
+5VO_HG	25mil	+3VO_LG	25mil
+5VO_HG_R	25mil	+3VO_PHASE	Shape
+5VO_LG	25mil	+3VO_SUR	Shape
+5VO_PHASE	Shape	+3VO_OC	15mil
+5VO_SUR	Shape	+12VSUS_ADJ	10mil
+5VO_OC	15mil	+5VDRV	25mil

LUNCH

Title : POWER_SYSTEM

ASUSTek Computer INC. Engineer:

Size	Project Name	Rev
A3	Z62H	1.0

Date: Thursday, August 09, 2007Sheet 55 of 63





CPU_VRON = 1, Vcore Regulator Enabled
PM_DPRSLPVR = 1, CPU Deeper Sleep Mode is enabled

STP_CPU# = 0, CPU is in Deeper Sleep Mode

CLK_EN# = 0, Enable Clock Gen
To Clock Gen

VRM_PWRGD = 1, Vcore Power OK
To N/B











PSH# = 0, Light Load (1-phase)
From CPU





SEL0	SEL1	Voltage
L	L	VID-150mV
X	L	VID-50mV
L	X	VID-100mV
X	X	VID

PC162 & PC163 for Transient Response

Close to Phase 1 Inductor







DDR Power Rev:1.00

LUNCH



ASUS®		Title :	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
A3		1.0	
Date: Thursday, August 09, 2007	Sheet	57	of 63





LUNCH

Power Good Detector



LUNCH

ASUS		Title : POWER_PROTECT	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date: Friday, August 10, 2007	Sheet	60	of 63

3

6

3

A

LUNCH



Title : POWER_BLANK

ASUSTek Computer INC.

Engineer:

Size
Custom


Project Name	Z62H
--------------	-------------

Rev	
1.0	



Date: Thursday, August 09, 2007

Sheet 61 of 63

SUSB#_PWR POWER



SUSC#_PWR POWER



LUNCH

ASUS		Title : POWER_LOAD SWITCH	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
Custom	Z62H	1.0	
Date:	Thursday, August 09, 2007	Sheet	62 of 63

