





Z62JM Block Diagram





Timing diagram for T4. The diagram shows a horizontal timeline with several signal transitions. The signals and their values are:



- H_DPRSTP# 17,50
- H_DPSLP# 17
- H_DPWR# 6
- H_PWRGD 17
- H_CPUSLP# 6,17
- PM_PSI# 50

A specific event is marked with a blue circle labeled 'T4' and a purple dot labeled 'TPC28T'.

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H


YUNAH FSB667			
VCC	LFM	TYP	HFM
1.14V	1.2V	1.356V	
ICC	C4	C3	C0
0.9A	7.59A	27A	

YUNAH FSB667			
VCCP	Min	Typ	Max
0.997V	1.05V	1.102V	
ICCP	Min	Typ	Max
		2.5A	





Layout note:Route VCCS and VSSS trace at 27.4 ohm with 25 mils spacing mismatch and 18mils trace on 7mils spacing.

Place pull-up/down resistors within 1 inch of CPU.




checklist suggests 10uF POSCAP

checklist suggests 0.1uF X5R



checklist suggests 10uF POSCAP

checklist suggests 0.1uF X5R



checklist suggests 10uF POSCAP

checklist suggests 0.1uF X5R


checklist suggests 0.1uF X5R

Fan Speed Control

KBC will issue a analog (a voltage level) signal.


SW: FAN_DA1 must be low during S3

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.



When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.

CPU FAN




Must confirm pin1, pin2, pin3 signal

12G170000038

+VCORE	+VCORE	3.50
+12V	+12V	34.35,61
+5VS	+5VS	13,19,20,21,22,27,28,35,36,37,46,50,61
+3VS	+3VS	5,7,9,11,12,13,14,15,17,19,20,21,22,24,25,26,27,28,29,35,38,42,43,45,46,50,52,60,61
+3VA	+3VA	12,20,22,28,38,54,56,59,63


U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.







Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS

Avoid BPSB,Power





Signal voltage level = $0.3125 \times VCCP$
Trace should be 10 mil wide with 20 mil spacing

2 H_D#[0..63] H_A#[31..3] 2

R1.2, No52-1 02G010009205



U4A

H_D#0	E1	H_D#_0	H_A#_3
H_D#1	J1	H_D#_1	H_A#_4
H_D#2	H1	H_D#_2	H_A#_5
H_D#3	J6	H_D#_3	H_A#_6
H_D#4	H3	H_D#_4	H_A#_7
H_D#5	K2	H_D#_5	H_A#_8
H_D#6	G1	H_D#_6	H_A#_9
H_D#7	G2	H_D#_7	H_A#_10
H_D#8	K9	H_D#_8	H_A#_11
H_D#9	K1	H_D#_9	H_A#_12
H_D#10	K7	H_D#_10	H_A#_13
H_D#11	J8	H_D#_11	H_A#_14
H_D#12	H4	H_D#_12	H_A#_15
H_D#13	J3	H_D#_13	H_A#_16
H_D#14	K11	H_D#_14	H_A#_17
H_D#15	G4	H_D#_15	H_A#_18
H_D#16	T10	H_D#_16	H_A#_19
H_D#17	W11	H_D#_17	H_A#_20
H_D#18	T3	H_D#_18	H_A#_21
H_D#19	U7	H_D#_19	H_A#_22
H_D#20	U9	H_D#_20	H_A#_23
H_D#21	U11	H_D#_21	H_A#_24
H_D#22	T11	H_D#_22	H_A#_25
H_D#23	W9	H_D#_23	H_A#_26
H_D#24	T1	H_D#_24	H_A#_27
H_D#25	T8	H_D#_25	H_A#_28
H_D#26	T4	H_D#_26	H_A#_29
H_D#27	W7	H_D#_27	H_A#_30
H_D#28	U5	H_D#_28	H_A#_31
H_D#29	T9	H_D#_29	H_A#_31
H_D#30	W6	H_D#_30	H_A#_31
H_D#31	T5	H_D#_31	H_A#_31
H_D#32	AB7	H_D#_32	H_A#_31
H_D#33	AA9	H_D#_33	H_A#_31
H_D#34	W4	H_D#_34	H_A#_31
H_D#35	W3	H_D#_35	H_A#_31
H_D#36	Y3	H_D#_36	H_A#_31
H_D#37	Y7	H_D#_37	H_A#_31
H_D#38	W5	H_D#_38	H_A#_31
H_D#39	Y10	H_D#_39	H_A#_31
H_D#40	AB8	H_D#_40	H_A#_31
H_D#41	W2	H_D#_41	H_A#_31
H_D#42	AA4	H_D#_42	H_A#_31
H_D#43	AA7	H_D#_43	H_A#_31
H_D#44	AA2	H_D#_44	H_A#_31
H_D#45	AA6	H_D#_45	H_A#_31
H_D#46	AA10	H_D#_46	H_A#_31
H_D#47	Y8	H_D#_47	H_A#_31
H_D#48	AA1	H_D#_48	H_A#_31
H_D#49	AB4	H_D#_49	H_A#_31
H_D#50	AC9	H_D#_50	H_A#_31
H_D#51	AB11	H_D#_51	H_A#_31
H_D#52	AC11	H_D#_52	H_A#_31
H_D#53	AB3	H_D#_53	H_A#_31
H_D#54	AC2	H_D#_54	H_A#_31
H_D#55	AD1	H_D#_55	H_A#_31
H_D#56	AD9	H_D#_56	H_A#_31
H_D#57	AC1	H_D#_57	H_A#_31
H_D#58	AD7	H_D#_58	H_A#_31
H_D#59	AC6	H_D#_59	H_A#_31
H_D#60	AB5	H_D#_60	H_A#_31
H_D#61	AD10	H_D#_61	H_A#_31
H_D#62	AD4	H_D#_62	H_A#_31
H_D#63	AC8	H_D#_63	H_A#_31

H_XRCOMP E1
H_XSCOMP E2
H_XSWING E4
H_YRCOMP Y1
H_YSCOMP U1
H_YSWING W1

5 CLK_MCH_BCLK# CLK_MCH_BCLK# AG2
5 CLK_MCH_BCLK# CLK_MCH_BCLK# AG1

QG82945PM



0.1uF should be placed 100mils or less from GMCH pin.

H_ADS#	B9	H_ADS#	H_ADS# 2
H_ADSTB#_0	C13	H_ADSTB#0	H_ADSTB#0 2
H_ADSTB#_1	J13	H_ADSTB#1	H_ADSTB#1 2
H_AVREF	C6	H_BNR#	H_BNR# 2
H_BPR#	E6	H_BPR#	H_BPR# 2
H_BREQ#	C7	H_BREQ#	H_BREQ# 2
H_CPURST#	B7	H_CPURST#	H_CPURST# 2
H_DBSY#	A7	H_DBSY#	H_DBSY# 2
H_DEFER#	C3	H_DEFER#	H_DEFER# 2
H_DPWR#	J9	H_DPWR#	H_DPWR# 2
H_DRDY#	H8	H_DRDY#	H_DRDY# 2
H_DVREF	K13	H_DVREF	H_DVREF 2
H_DINV#_0	J7	H_DINV#0	H_DINV#0 2
H_DINV#_1	W8	H_DINV#1	H_DINV#1 2
H_DINV#_2	U3	H_DINV#2	H_DINV#2 2
H_DINV#_3	AB10	H_DINV#3	H_DINV#3 2
H_DSTBN#_0	K4	H_DSTBN#0	H_DSTBN#0 2
H_DSTBN#_1	J7	H_DSTBN#1	H_DSTBN#1 2
H_DSTBN#_2	Y5	H_DSTBN#2	H_DSTBN#2 2
H_DSTBN#_3	AC4	H_DSTBN#3	H_DSTBN#3 2
H_DSTBP#_0	K3	H_DSTBP#0	H_DSTBP#0 2
H_DSTBP#_1	T6	H_DSTBP#1	H_DSTBP#1 2
H_DSTBP#_2	AA5	H_DSTBP#2	H_DSTBP#2 2
H_DSTBP#_3	AC5	H_DSTBP#3	H_DSTBP#3 2
H_HIT#	D3	H_HIT#	H_HIT# 2
H_HITM#	D4	H_HITM#	H_HITM# 2
H_LOCK#	B3	H_LOCK#	H_LOCK# 2

H_REQ#_0 D8
H_REQ#_1 G8
H_REQ#_2 B8
H_REQ#_3 E8
H_REQ#_4 A8


H_REQ#[4..0] 2

H_RS#[0..2] 2

H_RSH_0 B4
H_RSH_1 E6
H_RSH_2 D6
H_SLPCPU# E3
H_TRDY# E7

H_RS#0
H_RS#1
H_RS#2
H_CPUSLP# 2,17
H_TRDY# 2


R2.0_N086




14 M_B_DQ[0..63]

M_B_DM[0..7] 14
M_B_DQS[0..7] 14
M_B_DQS#0..7 14
M_B_A[0..13] 14,16


15 M_A_DQ[0..63]










QG82945PM




QG82945PM






CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.


CFG All are sampled with respect to the leading edge of the GMCH PWR0K		
2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port



LCD Backlight Control




LCD LVDS Interface



INVERTER Interface

BIOS
LCD_BACKOFF#:When user push
"Fn+F7" button, BIOS active this
pin to turn off back light.




**Inverter Board
built in 14.1W
LCD Panel**


TV OUT

CRT OUT

checklist suggests
150ohm/100MHz & 6pF




Place Terminator
close to
Connector




PLACE ESD
Diodes near
TV port

PLACE ESD
Diodes near
VGA port








check signal integrity,
nVidia suggest 330ohm






To PortBar III

checklist suggests 47ohm/100MHz




12G101102152







Layout Note: Place these High-Freq decoupling Caps near the GMCH





Layout Note: Place these resistors near the GMCH



Layout Note: Place these Caps near SO DIMM 1




8,16 M_A_A[0..13]
8 M_A_DM[0..7]
8 M_A_DQS[0..7]
8 M_A_DQS#[0..7]





R1.1 No17

For Data Swap




12G025C22000


GMCH====>SODIMM1=>SODIMM0





Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these Caps near SO DIMM 0





Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS



M_VREF_DIMM0 0.01uF/50V 7,14,15
M_VREF_DIMM1 0.01uF/50V 7,14,15
M_VREF_MCH 0.01uF/50V 7,14,15
+0.9VS 0.01uF/50V 35,47,53

M_A_A[0..13] 8,15
M_A_BS#[0..2] 8,15

M_A_CAS# 8,15
M_A_RAS# 8,15
M_A_WE# 8,15


M_B_A[0..13] 8,14
M_B_BS#[0..2] 8,14

M_B_CAS# 8,14
M_B_RAS# 8,14
M_B_WE# 8,14

M_CS#[0..3] 7,14,15

M_ODT[0..3] 7,14,15

M_CKE[0..3] 7,14,15



Title : DDR2 TERM

ASUSTek COMPUTER INC. NB6

Engineer: Sean1 Chou


Size Project Name

Custom Z62J

Date: Wednesday, August 16, 2006

Sheet 16 of 69

Rev 2.1



+VCC_RTC		+VCC_RTC	20
+VCCP_ICH		+VCCP_ICH	20
+1.5VS_PCIE_ICH		+1.5VS_PCIE_ICH	18,20
+3VA		+3VA	4,12,20,22,28,38,54,56,59,63
+3VS		+3VS	4,5,7,9,11,12,13,14,15,19,20,21,22,24,25,26,27,28,29,35,38,42,43,45,46,50,52,60,61
+5VS		+5VS	4,13,19,20,21,22,27,28,35,36,37,46,50,61
+1.5VS		+1.5VS	3,7,9,20,26,35,52,56
+VCCP		+VCCP	2,9,20,52


ACZ_SDOUT	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 0 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPIO17# GNT4#/GPIO48	PWROK rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU

GP1016 /DPRSLPVR		should not be pulled high	PD
GPIO25	RSMRST# rising	should not be pulled low	PU
INTVRMEN	ALWAYS	high: Enable integrated VccSusi_05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need
REQ[4:1]#	PWROK rising		PU
SATALED#		should not be pulled low	Conditional
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU



ASUS		Title : ICH7-M (1/4)	
ASUSTek COMPUTER INC. NB6		Engineer: Sean1 Chou	
Size	Project Name		Rev
Custom	Z62J		2.1
Date: Wednesday, August 16, 2006		Sheet	17 of 69

DEVICE	IDSEL	REQ/GNT	INT
LAN	AD23	REQ2#/GNT2#	INT A#
CARDBUS	AD17	REQ1#/GNT1#	INT B#, INT C#, INT D#

Internal					
SM Bus	INTB#	EIP	INTA#	PCIE6	INTB#
SATA	INTB#	U3P	INTD#	PCIE5	INTA#
PATA	INTA#	U2P	INTC#	PCIE4	INTD#
AC97 Modem	INTB#	U1P	INTB#	PCIE3	INTC#
AC97 Audio	INTA#	U0P	INTA#	PCIE2	INTB#
HD	INTA#	INTA#	PCIE1	INTA#	
Audio		Audio			





		GNT#5	GNT#4	(default)
LPC	11	1	1	
PCI	10	1	0	
SPI	01	0	1	






Do not connect to reset on PCI slots or PCI down devices.


Pull-ups must be placed within 500 mils from Intel 82801GBM pins








GPIO:
[0,6,7,16:23,32:39,48] - 3.3V core,
[1:5] - 5V core,
[8:15,24:31] - 3.3V resume,
[40:47] - N/A
[49] - V_CPU_IO
0 needs to check power plane again



For PCI compliance, SMBus signals should be routed to either all or none of the PCI slots in a chassis. These signals should not be connected to SMLINK




GPIO 10 - Default GPI,
3.3V Resume






If ICH7M embedded Lan controller was used, "LAN_RST#" should be connected to "RSMRST#"


checklist suggests +3V




internal pull down







0 Sets the EAPD pin low, enabling an external power amplifier. (Default)
1 Sets the EAPD pin high, shutting the external power amplifier off.






20060714 for Napa refresh

+5V_AUDIO


20060714 for Napa refresh

20060714 for Napa refresh

5V-5VA LDO




GAIN0	GAIN1	SE/RTL#	AV (V/V)
0	0	0	-2
0	1	0	-6
1	0	0	-12
1	1	0	-24
X	X	1	-1





AUDIO OUT AMP

Vista UAA driver will set this pin low as default, so it needs inverted.



Pop noise can be heard via headphone when system boot, restart and resume from S3. Add OP_SD# to control the turn-on timing.


But when system resume from S3, pop noise is behind OP_SD# pull high. Add a delay circuit to prevent it.



SPEAKER CONN.

SPEAKER is 4 ohm +/- 15% / 2W / 79 +/- 3db (美星電子)
P/N:04-170003610

HEADPHONE JACK




Colay:
330 uF for Vista
20060714 for Napa refresh

$f(\text{highpass}) = \frac{1}{2\pi \cdot 32 \cdot 68\mu\text{F}} = 73$
R=32 Ohm for Headphone, so C=68uF
But in order to reduce component type, use 100uF/6.3V(11-041210721), but 100uF is too big for A3N, so change to 47uF.

20060714 for Napa refresh

External Microphone




R1.2, No63

ADI suggests:

1. No install C2300
2. No install C2302
3. Ground bottom of R2304
4. Change R2303, R2304 to 47K. Change C2304 to 4.7uF
5. C2305 should be 0.1uF
6. Suggest using 100pF for C2306


Bias voltage for MIC1 jack
2.5V/3.75Vreference
voltage




20060714 for Napa refresh

high-pass filter cutoff frequency
 $f_c = 1 / (2 * 3.14 * C696 * R468) = 159 \text{ Hz}$

MIC AMP




R1.2,
No50-1




TPM V1.2 Rev0.8

LPC CLK	Pin #	Pin #	GND
LPC_FRAME#	3	4	NC
RESET#	5	6	NC
LPC_AD3	7	8	LPC_AD2
+3VS	9	10	LPC_AD1
LPC_AD0	11	12	GND
NC	13	14	NC
+3V	15	16	SERIRQ
GND	17	18	CLKRUN#
LPC_PD#	19	20	NC




Super I/O






SST-PLCC32 4Mbits Flash ROM
PN:05G001014110(+3.3V)

ISA ROM


PLCC32 Socket PN:
12G04300032F




MINI PCIEX CONNECTOR




BLUETOOTH CONNECTOR



Check O/D output
or push pull










































For Z62J, SATA HDD plug-in is reversed, so the pin definition is reversed.


SATA HDD


CD-ROM















- 1.CLOSE TO R5C841
- 2.The area is as compact as possible,length < 10 mm
- 3.TPA Pair and TPB pair mismatch < 2.5mm
- 4.No via recommend , maxmium is one.
- 5.Total length < 50 mm
- 6.Differential impedance is 110+/- 6 ohm
- 7.TPA Pair trace or TPB pair trace mismatch < 1.25mm




Layout: SHIELD GND




For correcting the issue MS Duo adaptor plugging in

R1.1 No14




LAN PORT




R1.2 No66-3



TRANSFORMER 10/100MB Dual Layout with GiGa Transformer.





R1293 unmount when
using 10/100 LAN




20060714 for Napa refresh






CAE modify: need
check layout




Z62JM ER N03

add back MOS to solve USB power leakage



R2.1, No93









Discharge Circuit




Launch Board










To Discharge circuits




because of LID_SW# and PWR_SW# is connected to EC, we can simplify the circuits.













POWER SWITCH





DC Power Jack






PCMCIA DEBUG PORT


Isolate card bus control and slot signal when debug card plug in

RC value may need to be tuned for each product.


Isolate BVD1 signal



When +3V on, select BVD1 to CARD_DET2 for RC delay time



PEX_C_TXN1,5,6,7,8,9 polarity reverse





PEX_RXN13 polarity reverse



G72M-V


G72M-V need to
change P/N:
026190009303

PCI-E I/F



3G O PADOFG STRP

R1.1,
No34



The four diagrams illustrate the connection of MIOPD0, MIOPD1, MIOPD8, and MIOPD9 to the +3VS supply and GND. Each diagram shows a voltage divider circuit with a 10KOhm resistor and a variable resistor (N/A or IX).



- MIOPD0:** Connected to +3VS through R4303 (10KOhm, N/A) and to GND through R4307 (10KOhm, IX).
- MIOPD1:** Connected to +3VS through R4304 (10KOhm, IX) and to GND through R4306 (10KOhm, N/A).
- MIOPD8:** Connected to +3VS through R4310 (10KOhm, IX) and to GND through R4312 (10KOhm).
- MIOPD9:** Connected to +3VS through R4311 (10KOhm, IX) and to GND through R4313 (10KOhm).


G72M-V




NV43M - ID 0X0168
NV43M- V- ID 0X0167

G72M-V







VGA output




TV OUT







<Variant Name>


XTAL/PLL/VDD


G72M-V



GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOT PLUG
1	IN	N/A	2ND DVI HOT PLUG
2	OUT	HIGH	BACKLIGHT BRIGHTNESS
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	HIGH	NVDD VID0
6	OUT	HIGH	NVDD VID1
7	OUT	HIGH	FBVDD VID0
8	IN	LOW	THERMAL SHUTDOWN
9	OUT	LOW	THERM ALERT







G72M-V

VRAM I/F CHANNEL C
(ONLY FOR NV43)


40 ohm for G72

30 ohm for G72 Spec Update


R1.2 No65


DDR2/16M*16-2.5 1.8V
03G151236011 INFINEON/HYB18T256161AFL-25
03G151236114 SAMSUNG/K4N56163Q6-ZC25
03G151236210 HYNIX/HY5PS561621AFP-25

Swapable





Swapable







+3VA0




+2.5VS







+1.2VSP




90W/19V -> 4.74A




- Charge Current $I_{chg} = \frac{0.075V}{R_{sense}(CHG)} \times [VICTL/3.6V]$
 $R_{sense}(CHG) = 0.025 \text{ ohm}$
 $VICTL = 3V \Rightarrow I_{chg} = 2.5A$
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$
 $(R = 26.55K\Omega)$
- Adapter $I_{in(max)} = \frac{0.075V}{R_{sense}(ADIN)} \times [VCLS/VREF]$
 $R_{sense}(ADIN) = 0.010 \text{ ohm}$
 $VCLS = 2.48V \Rightarrow I_{in(max)} = 4.262A$
 $\Rightarrow \text{Constant Power} = 19W \Rightarrow 4.262 \times 81W$
 $(R5708 = 90.9K, R5714 = 120K)$
- $V_{batt} = Cell \times [Vref + (VCTL - 1.8V) / 9.52]$
 $VCTL = 1.588V \Rightarrow V_{batt} = 4.2V$

Check this function-->When the adaptor pull in, the battery connector will have one pulse(without battery)

PR_2.0




BATTERY IN DETECT




ADAPTER IN DETECT


Check this function [SR](#)





+5VLCM, +5VCHG & +2.5VREF





BATTERY A/D_SD# (OVP)






POWER GOOD DETECTOR




SUSC#_PWR POWER




SUSB#_PWR POWER







FOR POWER TEST



R1.0

Item	Before	After	Reason	Owner	Date

R1.1

Item	Before	After	Reason	Owner	Date


R2.0

Item	Before	After	Reason	Owner	Date

PCI Device	IDSEL#	REQ / GNT#	Interrupts
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D
MINIPCI (TV)	AD18	0	H,G

Host	SM-Bus Device	SM-Bus Address	Device
ICH7-M	Clock Generator	1101001x (D2)	ICS954310
ICH7-M	SO-DIMM 0	1010000x (A0)	DDR SOCKET1
ICH7-M	SO-DIMM 1	1010001x (A2)	DDR SOCKET2
ICH7-M	MINI_CARD		Wireless_LAN

ICH7-M GPIO	I/O Mode	Signal	Active	S0 Default	S3/S4	PWR Well
GPIO 0	INPUT	PM_BMBUSY#				+3VS
GPIO 1		PCI_REQ#5				+3VS
GPIO 2		PCI_INTE#				+3VS
GPIO 3		PCI_INTF#				+3VS
GPIO 4		PCI_INTG#				+3VS
GPIO 5		PCI_INTH#				+3VS
GPIO 6						+3VS
GPIO 7	INPUT	RF_OFF_SW#	LOW			+3VS
GPIO 8	INPUT	EXTSMI#	LOW			+3VSUS
GPIO 9	INPUT	SATA_DET#0	LOW			+3VSUS
GPIO 10						+3VSUS
GPIO 11	INPUT	SMBALERT#				+3VSUS
GPIO 12	INPUT	KB_SCI#	LOW			+3VSUS
GPIO 13	INPUT	SIO_SMI#	LOW			+3VSUS
GPIO 14	OUTPUT	802_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 15	OUTPUT	CB_SD#	LOW	HIGH	LOW	+3VSUS
GPIO 16		DPRSLPVR				+3VS
GPIO 17		GNT#5	PULL-DOWN:Boot BIOS destination select			+3VS
GPIO 18	OUTPUT	STP_PCI#				+3VS
GPIO 19	OUTPUT	PWRLED_1HZ	1 Hz	1 Hz	Off	+3VS
GPIO 20	OUTPUT	STP_CPU#				+3VS
GPIO 21		SATA0GP				+3VS
GPIO 22		REQ4#				+3VS
GPIO 23		LDRQ1#				+3VS
GPIO 24						+3VSUS
GPIO 25	OUTPUT	BT_LED_EN#	LOW	HIGH	Driven	+3VSUS
GPIO 26	INPUT	PCB_ID2	Default : 0			+3VSUS
GPIO 27	INPUT	PCB_ID1	Default : 0			+3VSUS
GPIO 28	INPUT	PCB_ID0	Default : 0			+3VSUS
GPIO 29		USB_OC5#				+3VSUS
GPIO 30		USB_OC6#				+3VSUS
GPIO 31		USB_OC7#				+3VSUS
GPIO 32	IN/OUTPUT	PM_CLKRUN#				+3VS
GPIO 33		AZ_DOCK_EN#				+3VSUS
GPIO 34		AZ_DOCK_RST#				+3VS
GPIO 35		SATACLKREQ#				+3VS
GPIO 36		SATA2GP				+3VS
GPIO 37						+3VS
GPIO 38	OUTPUT	BT_ON#	LOW	LOW	Off	+3VS
GPIO 39	OUTPUT	WLAN_ON#	LOW	LOW	Off	+3VS
GPIO 48		GNT#4	PULL-DOWN:Boot BIOS destination select			+3VS
GPIO 49	OUTPUT	H_PWRGD				+Vccp



Power On Sequence

1 → 13

REVISION LIST

R1.0 2005/10/06
R1.1 2005/10/18

No 1:P39, EMI spring footprint modified
No 2:P32, Connect V_DAC bias to GLAN terminator RC: for PortBar bias issue
No 3:P43, unmount R4308 and mount R4302
No 4:P48, R4801 should change P/N to 30.1 Ohm
No 5:P12, connect the pin 30 of CON25 to +3VS
No 6:P12, mount L107 & delete L64 path; P46: add T4604
No 7:P27, ODD pin 53,54 NC
No 8:P28, delete GPA1 CHG_FULL_LED# - Bug 8
No 9:P36, Delete Q3600,R3600,R1255, Change LED5 to single color to remove charge full LED function. Connect power to +5VCHG avoid faulty GPIO control.
No10:P36, Re-assign Launch board connector pin define for correct function button
No11:P35, Re-assign Launch board pin define for correct function button
No12:P28, Add EXPLORER# instant key due to SPEC change
No13:P17, mount R206
No14:P31, delete SD_WP inverter(Q7000,R7083) - Bug 3, Bug4
No15:P23, Pre-Amp unmount - Bug 9
No16:P26, Change R2603,R2606 to 33 ohm 0603 part to avoid overshoot/undershoot
No17:P14,15, Change M_ODT[0..3]# to make correct rank ODT function
No18:P26, Delete R1059,R1060,R1061,Q141,Q142,C939,C940,L93 for BT part reduce
No19:P49, VRAM from 2 to 4
No20:P22, Change J2 connector by ID/ME's request
No21:P28, Change Con11 connector by Intel Request and redefine key matrix.
No22: Change U1's footprint to match Green Part rules. change U4,U6 part number for B0 QS samples.
No23: P24, TPM circuits modified.
No24: P7, Add R703 to support C4E Fast exist latency
No25: P39, Add R4000,R4001 unmount part to reserve pull low
No26:Green parts, JP4,7,5100,5101,5102,5400
No27: P28,38, Change R1047,R1269,R4620 to 100K ohm to reduce power consumption
No28: P28, change X8 to ROHS compliant parts.
No29: P4, P46, delete R35 & R4619; unmount Q5,Q4600; add R7091,R7092 because of no leakage current
No30: P5, P29, (1)mount C401 and change to 10pF (2) change R72 to 39ohm, (3)R77,R79,R83 change to 47Ohm. for fine clock, (4)R81 to 27Ohm
No31: P22, Change the HP mute circuits to behind decoupling capacitors for dispelling POP noise.
No32: P37, mount C1095,C1096,C1097 for EMI solution of PortBar3
No33: P46, unmount VGA thermal sensor circuits.
No34: P43, Memory strap modified
No35: P46, R4617 is changed from 300 ohm to 270 ohm to meet the 27FIX level.
No36: P27, Con10 symbol changed and pin 53,54 NC for NPTH
No37: P22, change CN1 to C2201-C2204
No38: P39, U7104-7107 change
No39: P12, P25, unmount R1201,R1202,C350,C351
No40: P39, J6 footprint changed
No41: P19, PCB_ID definition.
No42: P17, X3 capacitors change to 15 pF for accurate timing.
No43: P3, unmount CE1,CE4
No44: P22, change L31-L34 P/N

R1.2 2005/11/29

No45:P37, R818 pin1 connect to +3VSUS to solve S4 WOL fail issue
No46:P13, U80 pin16 connect to +5VSUS to solve S4 WOL fail issue
No47:P38,Delete Q135, R1051, R1054, D82, D84, C934 for reduce component
No48:P28,35,36, Delete EXPLORER# key and add back P4G instant key for PM's request
No49:P19, R156 pin1 change to +3V to meet Check list
No50:P23, mount Mic Pre-Amp for microphone volume & change C2305 to 1uF for cutoff freq. fine tune.
No51:P48, R4801 change to 40.2 Ohm for GDDR2 setting
No52: change U4 to 02G010009205, U6 to 02G010007741 for new P/N
No53: P22, add R2201,R2202 to reserve gain modification.
No54:P2,28, Add Q200 to support THRO_CPU function on to PROCHOT#.
No55:P36 : R3700 and LED5 change to connect +5VSUS to solve Battery low blinking indication no function issue.
No56:P7, Set R108 to unmount component
P28, Set D2800 to unmount component because EC do not support Watchdog
No57: P39, add U7108 for EMI spring requirement
No58: P46, add back thermal sensor
No59: P5, clock gen version changes to ICS954310CGLFT
No60: P47, add VGA termination for high speed.
No61: P12, change C756 to 0.1uF to meet LCD power sequence
No62: change all 11G232110316320 MLCC 0.01uF/10V (0402)X7R 10% to 11G232110311320 MLCC 0.01uF/16V (0402) X7R 10%
No63: P21,23, change Pre-Amp circuits because of ADI's suggest.
No64: P28, add 0 ohm at KB for EMI suggestion.
No65: P49, change VRAM from -28 to -25
No66: P32,33,37, modify LAN circuits for PortBar failure issue.
No67: P39, EMI spring footprint changed for indicating direction.
No68: P39, all screw holes except CPU bracket change to Npth.
No69: P39, R4000,R4001 mount for LIBP
No70: P21, SPDIF add a 4.7K ohm to GND
R2.0 2006/01/02
No71: P37, reserving a direct path instead of the PR/MB Lan switch.
No72: P39, changing DC Jack part and circuits for Power team's request
No73: P12, changing R813 to 47Kohm and adding R1200 for white display solution
No74: P37, updating L65 symbol and modifying all ports' properties, including power circuits
No75: P47, add two 0.1uF and unmount all the terminations
No76: P37, unmount switch relative 3 components, and mount all 2R4P 0ohm
No77: P48, change R4801 to 30.1 OHM back from nVidia(No51)
No78: P28, use capacitors instead of KBC beads for cost down and EMI
No79: P20, 38, add test point T2000, T3800
No80: P31, add MS Duo protect circuits
No81: P22, Change R265,R266 to 30Kohm to meet Speaker's SPEC
No82: P35, change R7000-R7003 to 220 ohm to meet 5ma current

PCI INTERFACE

PCI_REQ#	
MINIPCI 10/100	PCI_REQ#3
CB&1394	PCI_REQ#2
MINIPCI(TV)	PCI_REQ#1
IDSEL	
MINIPCI	PCI_AD19
CB&1394	PCI_AD17
10/100	PCI_AD16
MINIPCI(TV)	PCI_AD18



Title : Revision List

ASUSTeK COMPUTER INC

Engineer: Sean1 Chou

Size	Project Name	Rev
Custom	Z62J	2.1
Date: Wednesday, August 16, 2006		Sheet 68 of 69

REVISION LIST (2)

No83: P28, add and reserve R2804, R2805
No84: P46, use GPIO9 to moniter temperture.
No85: P37, delete reseverd analog switch circuits.
No86: delete 0 Ohm:
R195,703,102,2000,462,469,2400,2403,458,2800,347,349,387,391,7084,7085,4202,3903,359,
404,466,507,1259,3200,160,206

R2.1 2006/02/23
No87: P42, add 0 ohm back : R4202,R466,R507,R404.
No88: P46, unmount thermal sensor circuits
No89: P33, mount C893, C894 for PR EMI concern
No90: P27, unmount R345, mount R346 for setting CDROM master
No91: P39, H41 change footprint to PHI=6.9 for factory issue.
No92: P35, add +1.2VSP and +1.8VS discharge circuits
No93: P34, add R3400 and unmount R435 and Q47
No94: P2, unmount CE54, CE8, CE19, CE15 and change VCORE 22uF to 10uF
No95: P29,P42, U25 U4200 footpoint change to nb
No96: P22, R1267, R1268 are from 0 ohm to 22 ohm to fix audio volume bar issue.
No97: P5, unmount R507
No98: P31, change L42 footprint for lower height
No99: P35,P39, H4001,4004,4008,4012,7000,7001 change to NPTH
No100: P12, change C756 to 0.22uF to reduce CMO power off garbage.

post R2.1 2006/05/03
No101: P9, add 150uF on CE8
No102: P36, TP switch change P/N

Z62JM R2.2
change some circuits for Vista and PortBar LAN

Z62JM R2.3 2006/08/09
ER NO1: P22 mute circuits inverted for vista default driver
ER NO2: P22 solve external pop noise, +12VS delay, add C2205 and D2200, and
change R270 to 1M ohm
ER NO3: P34, solve external USB power leakage
ER NO4: P9, change 150uF to 330uF for CMOS data lost
ER NO5: P22 solve internal pop noise, R271=470K, C2206=2.2uF