


01_Block Diagram
02_System Setting
03_CPU-YONAH(HOST)
04_CPU-YONAH(PWR)
05_NB-945GM(HOST)
06_NB-945GM(DMI & CFG)
07_NB-945GM(GRAPHIC)
08_NB-945GM(DDR2)
09_NB-945GM(PWR)
10_NB-945GM(PWR2)
11_NB-945GM(GND)
12_SB-ICH7M(1)
13_SB-ICH7M(2)
14_SB-ICH7M(3)
15_SB-ICH7M(PWR)
16_DDR2 SO-DIMM0
17_DDR2 SO-DIMM1
18_DDR2 TERMINATION
19_CRT
20_LVDS & INVERTER CONNECTOR
21_TV OUT CONN
22_THER SENSOR & FAN
23_CLOCK GEN-ICS954310
24_SWITCH
25_DISCHARGE
26_LAN-RTL8110SCL
27_MDC&RJ45&RJ11
28_MINI CARD
29_CARD1394-R5C832(1)
30_CARD1394-R5C832(2)
31_4 in 1 CARD READER
32_NEWCARD
33_CODEC-ALC882
34_AUDIO AMP & JCAK
35_EC-IT8510E
36_Touch Pad & KB
37_USB CONN
38_ISA ROM
39_LED
40_DC & BAT IN
41_Debug CONN.
42_SATA-HDD & ODD & E-SATA
43_SREW HOLE
44_TPM
45_BT
46_POWER_FLOWCHART
47_POWER_CHARGER
48_POWER_SYSTEM_+3VO & +5VO
49_POWER_VCORE
50_POWER_I/O_DDR & VTT
51_POWER_I/O_1.5VS & 1.15VS
52_POWER_I/O_+3VAO & +2.5VS
53_POWER_LOAD SWITCH
54_POWER_GOOD_DETECTER
55_POWER_SIGNAL
56_History
57_Power Sequence



EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BL_PWM_DA	O
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	CLK_PWRSAVE#	O
37	PWM3/GPA3	/	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	/	
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRL_LED	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0/GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	/	
47	CLKOUT/GPC0	/	
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	Mail_LED	O
172	TMR10/WUI2/GPC4	AC_OK#	I
175	GPC5	OP_SD#	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	/	
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	PLT_RST#	I
31	ECSC1#/GPD3	EXT_SCI#	O
41	GPD4	/	
42	GINT/GPD5	/	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	/	
87	ADC4/GPE0	EMAIL_SW#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	PWR4G_SW#	I
90	ADC7/GPE3	DISTP_SW#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	/	
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	I
115	PS2DAT1/GPF3	/	I
116	PS2CLK2/GPF4	TP_CLK	I/O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	/	
113	FA16/GPG0	FA16	O
112	FA17/GPG1	FA17	O
104	FA18/GPG2	FA18	O
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	/	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	I
55	GPH2	CPUPWR_GD#	I
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPI0	ICH7_PWROK	O
149	GPI1	/	
152	GPI2	MCHOK	I
155	GPI3	CHG_EN#	O
156	GPI4	PRECHG	O
168	GPI5	BAT_LL#	O
174	GPI6	BAT_LEARN	O

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type	Power_Well	Default
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPIO01/REQ5#	PCI_REQ#5	I/O	Core(To:5V)	GPI
G8	GPIO02/PIRQE#	PCI_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPIO03/PIRQF#	PCI_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPIO04/PIRQG#	PCI_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPIO05/PIRQH#	PCI_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPIO06	NC	I/O	Core(To:3.3V)	GPI
AC18	GPIO07	WLAN_BT_LED_EN#	I	Core(To:3.3V)	GPI
E21	GPIO08	EXTSMI#	I	SUS(To:3.3V)	GPI
E20	GPIO09	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPIO10	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#/GPIO11	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPIO12	KBC_SCI#	I	SUS(To:3.3V)	GPI
E19	GPIO13	TP	I/O	SUS(To:3.3V)	GPI
R4	GPIO14	NC	I/O	SUS(To:3.3V)	GPI
E22	GPIO15	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPIO16	PM_DPRSLPVR	O	Core(To:3.3V)	Native
D8	GPIO17/GNT5#	PCI_GNT#5	I/O	Core(To:3.3V)	GPO
AC20	GPIO18/STP_PC#	STP_PC#	O	Core(To:3.3V)	GPO
AH18	GPIO19/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPIO20/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPIO21/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPIO22/REQ4#	PCI_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#/GPIO23	TP	I/O	Core(To:3.3V)	Native
R3	GPIO24	NC	I/O	SUS(To:3.3V)	GPO
D20	GPIO25	NC	I/O	SUS(To:3.3V)	GPO
A21	GPIO26/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPIO27/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPIO28/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
C3	GPIO29/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPIO30/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPIO31/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPIO33/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPIO34/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPIO35	NC	I/O	Core(To:3.3V)	GPO
AH19	GPIO36/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPIO37/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPIO38	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPIO39	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#/GPIO48	PCI_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPIO49/CPUPWRGD	H_PWRGD	I	V_CPU_IO	Native

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	INTB-->INTB
1394	AD17	0	INTA-->INTA
LAN	AD16	2	INTA-->INTD

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)

2.0G



Title : <Title>


ASUSTek Computer INC. Engineer: Alan Chen

Size
Custom

Project Name
Z84FM

Rev
2.0

Date: Friday, September 15, 2006 Sheet 2 of 57



**CPU +VCORE
Bulk-Decoupling
Capacitors**



**CPU +VCORE
Mid-Frequency
Capacitors**

**CPU +VCCP
Decoupling
Capacitors**

**CPU +VCCA
Decoupling
Capacitors**

+VCORE Mid-Frequency Capacitor
Intel: 22UF *32
R1F: 10UF *16


+VCCP Decoupling Capacitor
Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4



2.0G


RCOMP

For Calibrating the FSB I/O Buffer





SCOMP

For Slew Rate Compensation on the FSB




Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



AGTL+ I/O Voltage Reference




2.0G

GMCH Strapping

CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)




CFG[13:12] : GMCH Test Mode

00 = Partial CLK Gating Disable
01 = XOR Mode Enable
10 = All Z Mode Enable
11 = Normal Operation (D)


CFG7 : CPU Strap

0 = DT/Transportable CPU
1 = Mobile CPU (D)




CFG15 : ICH RESET Disable

0 = ICH Reset Disable
1 = Normal Operation (D)




CFG9 : PCIE Graphic Lane

0 = Reverse Lane
1 = Normal Operation (D)




CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)




CFG10 : HOST PLL VCO Select

0 = Reserved
1 = Mobility (D)




CFG18 : VCC Select

0 = 1.05V (D)
1 = 1.5V




CFG11 : PSB 4x CLK Enable

0 = 4x Enable
1 = 8x Enable (D)





CFG19 : DMI Lane Reversal

0 = Normal Operation (D)
1 = Lanes Reversed




Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




2.0G





Max=500mil Zo=37.5 Ohm
Chip to 150 Ohm R


Change 5v parts






2.0G




2.0G









2.0G












ACZ_SDIN0	CODEC
ACZ_SDIN1	MODEM

2.0G




2.0G


06/03/30, refer Z96J R1.01 to delete and change net name from VRMPWRGD to VRM_PWRGD.







2.0G




USE		
A4	Vss1	Vss98
A23	Vss2	Vss99
B1	Vss3	Vss100
B8	Vss4	Vss101
B11	Vss5	Vss102
B14	Vss6	Vss103
B17	Vss7	Vss104
B20	Vss8	Vss105
B26	Vss9	Vss106
B28	Vss10	Vss107
C2	Vss11	Vss108
C6	Vss12	Vss109
C27	Vss13	Vss110
D10	Vss14	Vss111
D13	Vss15	Vss112
D18	Vss16	Vss113
D21	Vss17	Vss114
D24	Vss18	Vss115
E1	Vss19	Vss116
E2	Vss20	Vss117
E4	Vss21	Vss118
E8	Vss22	Vss119
F15	Vss23	Vss120
F4	Vss24	Vss121
F5	Vss25	Vss122
F12	Vss26	Vss123
F27	Vss27	Vss124
F28	Vss28	Vss125
G29	Vss29	Vss126
G30	Vss30	Vss127
G2	Vss31	Vss128
G5	Vss32	Vss129
G6	Vss33	Vss130
G9	Vss34	Vss131
G14	Vss35	Vss132
G18	Vss36	Vss133
G21	Vss37	Vss134
G24	Vss38	Vss135
G25	Vss39	Vss136
G26	Vss40	Vss137
H3	Vss41	Vss138
H4	Vss42	Vss139
H5	Vss43	Vss140
H24	Vss44	Vss141
H27	Vss45	Vss142
H28	Vss46	Vss143
J1	Vss47	Vss144
J2	Vss48	Vss145
J5	Vss49	Vss146
J24	Vss50	Vss147
J25	Vss51	Vss148
J26	Vss52	Vss149
K24	Vss53	Vss150
K27	Vss54	Vss151
K28	Vss55	Vss152
L13	Vss56	Vss153
L15	Vss57	Vss154
L24	Vss58	Vss155
L25	Vss59	Vss156
L26	Vss60	Vss157
M3	Vss61	Vss158
M4	Vss62	Vss159
M5	Vss63	Vss160
M12	Vss64	Vss161
M13	Vss65	Vss162
M14	Vss66	Vss163
M15	Vss67	Vss164
M16	Vss68	Vss165
M17	Vss69	Vss166
M27	Vss70	Vss167
M28	Vss71	Vss168
N1	Vss72	Vss169
N2	Vss73	Vss170
N5	Vss74	Vss171
N6	Vss75	Vss172
N11	Vss76	Vss173
N12	Vss77	Vss174
N13	Vss78	Vss175
N14	Vss79	Vss176
N15	Vss80	Vss177
N16	Vss81	Vss178
N17	Vss82	Vss179
N18	Vss83	Vss180
N24	Vss84	Vss181
N25	Vss85	Vss182
N26	Vss86	Vss183
P3	Vss87	Vss184
P4	Vss88	Vss185
P12	Vss89	Vss186
P13	Vss90	Vss187
P14	Vss91	Vss188
P15	Vss92	Vss189
P16	Vss93	Vss190
P17	Vss94	Vss191
P24	Vss95	Vss192
P27	Vss96	Vss193
P27	Vss97	Vss194
ICH7M		











8.16 M_A_A[13:0]
8.17 M_B_A[13:0]



2.0G




PLACE ESD Diodes near VGA port




2.0G

ASUS		Title : CRT	
ASUSTek COMPUTER INC		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Friday, September 15, 2006	Sheet	19	of 57

LCD Backlight Control



LCD LVDS Interface



INVERTER
Interface/Speaker
CONN.


BIOS

BACK_OFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.

PANEL ID1 = 1 : WSXGA+ 1680x1050

PANEL ID1 = 0 : WXGA 1280x800


PANEL ID0 RESERVE FOR VENDOR



2.0G




TV OUT



2.0G

Thermal Sensor



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS

15 mils

=====GND

10 mils

=====H_THERMDA(10 mils)

10 mils

=====H_THERMDC(10 mils)

10 mils



=====GND

15 mils

-----OTHER SIGNALS

Avoid FSB,Power


DC FAN Control



CPU FAN will be forced on:

1) Thermal Sensor Over-temperature

2) WATCHDOG asserted by EC



5 4 3 2 1

D

D

C

C








B

B


A

A

SHUT_DOWN#





2.0G



2.0G



ASUS		Title : DISCHARGE & EMI CAP	
ASUSTek COMPUTER INC. NB1		Engineer: Alan Chen	
Size Custom	Project Name Z84FM	Rev 2.0	
Date: Friday, September 15, 2006		Sheet 25 of 57	





For EMI solution

PCI_AD[0..31] 13,29



PCI_IRDY# 13,29
PCI_FRAME# 13,29
PCI_C/BE#2 13,29
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27





MDC CONN.



For MDC





For EMI Safety



Co-Layout

AVDDL




For EMI solution

V2.00G Modify for RTL8118SCL


No Mount 2 pcs



2.0G



2.0G

ASUS		Title : MINICARD	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Friday, September 15, 2006		Sheet	28 of 57









SD/MS_DAT3 30
SD/MS_DAT2 30
SD/MS_DAT1 30
SD/MS_DAT0 30


SDCMD_MSBS 30

SDWP# 30
SDCD# 30
MSCD# 30
SD/MSCLK 30
SD/MS_PWR 30




2.0G






	Earphone	SPDIF	NC
AMP_SHDN#	Low	Low	High
OPTICAL_IN	Low	High	Low



$tD=0.69 \times 10^{-6} \times CD \text{ (sec)} = 6.9 \text{ ms}$




2.0G

For Touch-Pad










For Keyboard

For CBB -US- MATRIX



2.0G

ASUS		Title : Touch Pad & KB	
ASUSTeK COMPUTER INC. MB6		Engineer: ALAN CHEN	
Size A4	Project Name Z84FM		Rev 2.0
Date: Friday, September 15, 2006	Sheet 36 of 57		




2.0G

ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset



FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS




For LED


For POWER LED




For BATTERY LED




for EMIAL LED




For WireLess LED




For ESATA/IDE LED





for Num Lock



for Cap. Lock



for Scroll Lock



For EMI solution

2.0G



Title : LED

Engineer: *Alan Chen*

Size	Custom
------	--------


Project Name	Z84FM
--------------	--------------

Rev
2.0

Date: Friday, September 15, 2006


Sheet 39 of 57

DC IN





remove AC DC detect; no need

BAT IN




~~Without Battery & Pull out Adapter~~







For Debug




2.0G

FOR LEFT UNDER



FOR FAN




FOR RIGHT UP




FOR FAN





FOR CPU




FOR VGA



Non pth hole







FOR SCREW HOLE





2.0G

For TPM Module




2.0G

For Bluetooth



Remove Side SW



2.0G

AC_IN Threshold 2.048Vmax A/D_DOCK_IN > 17.44V active

Setting the Adapter Input Current Limit
Adapter lin(max) = $[0.075V/Rsense(ADin)] * [VCLS/VREF]$
VCLS = 2.865V
Adaptor Max. Current :
PR5718=20K PR5714 = 178K; Ilimit = 4.5A; 90W
PR5718=27K PR5714 = 47K; Ilimit = 3.175A; 60W


Setting the Charge Voltage
 $V_{batt} = Cell * \{ V_{ref} + (VCTL - 1.8V) / 9.52 \}$
VCTL = 1.588V => Vbatt = 4.2V


Setting the Charge Current
Charge Current Ichg = $[0.075V/Rsense(CHG)] * [VICTL/3.6V]$
Rsense(CHG) = 15m Ohm
Pre-Charging Mode :
Precharging current = 148 ~ 152mA
Vicl = 0.107V ~ 0.109V

Battery Cell Selection :
BATSEL_2P# = 1, 3 Cells; Vicl = 2.084V
=> Icharge = 1.6933A
BATSEL_2P# = 0, 6 or 9 Cells; Vicl = 2.111V
=> Icharge = 2.9329A


Mode pin : Vmode > 2.8V (try to LDO pin) ----> 4 Cells
2.0 > Vmode > 1.6V (floating) ----> 3 Cells
0.8 > Vmode (try to GND) ----> Learning mode
VICTL < 0.8V or DCIN < 7V --> Charger Disable


MAX8725_REF : 4.2235V
MAX8725_LDO : 5.4V






Net	Width	Net	Width
3V_5V_DDR#	10mil	AC_BAT_SYS	Shape
3V_5V_EN	10mil	+5VAO	25mil
3V_5V_PWRGD	10mil	+3VO_FB	10mil
3V_5V_VIN	25mil	+3VO_COMP	10mil
+5VO_FB	10mil	+3VO_SS	15mil
+5VO_COMP	10mil	+3VO_BOOT	25mil
+5VO_SS	15mil	+3VO_HG	25mil
+5VO_BOOT	25mil	+3VO_HG_R	25mil
+5VO_HG	25mil	+3VO_LG	25mil
+5VO_HG_R	25mil	+3VO_PHASE	Shape
+5VO_LG	25mil	+3VO_SUR	Shape
+5VO_PHASE	Shape	+3VO_OC	15mil
+5VO_SUR	Shape	+12VSUS_ADJ	10mil
+5VO_OC	15mil	+5VDRV	25mil






Net	Width	Net	Width
+1.8VO_EN	10mil	+1.8VO_BOOT	25mil
+1.8VO	Shape	+1.8VO_COMP	10mil
+0.9VO_EN	10mil	+1.8VO_HG_R	25mil
+0.9VO	Shape	+1.8VO_LG_R	25mil
+0.9VO_FB	10mil	+1.8VO_HG	25mil
+1.8VO --> DDQREF	10mil	+1.8VO_LG	25mil
VTTREF	15mil	+1.8VO_PHASE	Shape
FPWM#	10mil	+1.8VO_SUR	Shape
VCCA	10mil	+1.8VO_FB	10mil
DDR_PWRGD	10mil	+1.8VO_SS	15mil
OC_VDDQ	15mil	AC_BAT_SYS	Shape


+3VAO / 100mA



+5VLCM / +5VCHG




+1.9VS / 0.5A



Rev2.0
update



+2.5VS / 2A





Rev2.0
update

2.0G

SUSC#_PWR POWER





SUSB#_PWR POWER



2.0G


		Title : POWER_LOAD SWITCH	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Friday, September 15, 2006	Sheet	53	of 57


Power Good Detector



2.0G

		Title : POWER_PROTECT	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Friday, September 15, 2006	Sheet	54	of 57





2.0G

		Title : <Title>	
ASUSTeK COMPUTER INC		Engineer: Alan Chu	
Size	Project Name		Rev
A3	Z84FM		2.0
Date: Friday, September 15, 2006		Sheet	57 of 57