


01_Block Diagram
02_System Setting
03_Power Sequence
04_History
07_CLOCK GEN-ICS9LPR600
08_CLOCK BUFFER-ICS9P935
09_CPU-YONAH(HOST)
10_CPU-YONAH(PWR)
11_NB-M662MX(HOST)
12_NB-M662MX(MuTIO&VGA)
13_NB-M662MX(PCIe)
14_NB-M662MX(DDR2)
15_NB-M662MX(PWR)
16_NB-M662MX(GND)
17_SB-966L(PCI-IDE-MuTIO&L)
18_SB-966L(PCIe-AZALIA-MII)
19_SB-966L(USB-SATA)
20_SB-966L(PWR-GND)
21_SB-966L(OTHER)
22_DDR2 SO-DIMM0
23_DDR2 SO-DIMM1
24_DDR2 TERMINATION
25_SiS 307LV(OpenLDI&TV)
26_CRT
27_LVDS & INVERTER CONNECTOR
28_TV OUT CONN
29_HDD & ODD
30_MINICARD
31_NEWCARD
32_ESATA
33_CARD1394-R5C832(1)
34_CARD1394-R5C832(2)
35_4 in 1 CARD READER
36_LAN-RTL8110SBL
37_MDC&RJ45&RJ11
38_CODEC-ALC660
39_AUDIO AMP & JCAK
40_USB CONN
41_BT
42_TPM
43_Debug CONN.
44_EC-IT8510E
45_Touch Pad & KB
46_ISA ROM
47_SWITCH
48_LED
49_THER SENSOR & FAN
50_DC & BAT IN
51_DISCHARGE
52_SREW HOLE
53_EMI
54_POWER_FLOWCHART
55_POWER_CHARGER
56_POWER_VCORE
57_POWER_SYSTEM
58_POWER_1.5V&1.8VSB&VCCP&1.9V
59_POWER_VTT_DDR&5VLCM&PG_DT&3VA
60_POWER_LOAD SWITCH



Z96H
R1.01G

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Z96J Default	EC Default
32	PWM0/GPA0	/			GPI
33	PWM1/GPA1	FAN_PWM	O	H	GPI
36	PWM2/GPA2	CLK_PWRSERVE#	O	H	GPI
37	PWM3/GPA3	/	I		GPI
38	PWM4/GPA4	CHG_LED_UP#	O	H	GPI
39	PWM5/GPA5	PWR_LED_UP#	O	H	GPI
40	PWM6/GPA6	/	O		GPI
43	PWM7/GPA7	LCD_BACKOFF#	O	H	GPI
153	RXD/GPB0	NUM_LED	O	L	GPI
154	TXD/GPB1	CAP_LED	O	L	GPI
162	GPB2	SCRL_LED	O	L	GPI
163	SMCLK0/GPB3	SMB0_CLK	SMCLK0		GPI
164	SMDAT0/GPB4	SMB0_DAT	SMDAT0		GPI
5	GA20/GPB5	A20GATE	GA20		GPO
6	KBRST#/GPB6	RC_IN#	KBRST#		KBRST#
165	GPB7	/	I		GPI
47	CLKOUT/GPC0	/	O		GPI
169	SMCLK1/GPC1	SMB1_CLK	SMCLK1		GPI
170	SMDAT1/GPC2	SMB1_DAT	SMDAT1		GPI
171	GPC3	MAIL_LED	O	L	GPI
172	TMR10/WUI2/GPC4	AC_OK#	I		GPI
175	GPC5	OP_SD#	O	H	GPI
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	H	GPI
1	CK32KOUT/GPC7	/			GPI
26	RI1#/WUI0/GPD0	SUSB#	I		GPI
29	RI2#/WUI1/GPD1	SUSC#	I		GPI
30	LPCRST#/WUI4/GPD2	PLT_RST#	LPCRST		LPCRST
31	ECSCI#/GPD3	EXT_SCI#	ECSCI#	H	GPI
41	GPD4	RF_ON_SW#	O	H	GPI
42	GINT1/GPD5	/			GPI
62	TACH0/GPD6	FAN0_TACH	TACH0		GPI
63	TACH1/GPD7	/			GPI
87	ADC4/GPE0	DISTP_SW#	I		GPI
88	ADC5/GPE1	/			GPI
89	ADC6/GPE2	EMAIL_SW#	I		GPI
90	ADC7/GPE3	EXPLORE_SW#	I		GPI
2	PWRSW/GPE4	PWR_SW#	PWRSW		GPI
44	WUI5/GPE5	/			GPI
24	LPCPD#/WUI6/GPE6	LID_EC#	I		GPI
25	CLKRUN#/WUI7/GPE7	/			GPI
110	PS2CLK0/GPF0	/			GPI
111	PS2DAT0/GPF1	/			GPI
114	PS2CLK1/GPF2	/			GPI
115	PS2DAT1/GPF3	/			GPI
116	PS2CLK2/GPF4	TP_CLK	PS2CLK2		GPI
117	PS2DAT2/GPF5	TP_DAT	PS2DAT2		GPI
118	PS2CLK3/GPF6	/			GPI
119	PS2DAT3/GPF7	INTERNET#	I		GPI
113	FA16/GPG0	FA16	FA16		GPI
112	FA17/GPG1	FA17	FA17		GPI
104	FA18/GPG2	FA18	FA18		GPI
103	FA19/GPG3	/			GPI
3	FA20/GPG4	THRM_CPU#	I	H	GPI
4	FA21/GPG5	/			GPI
27	LPC80HL/GPG6	PMTHERM#	O	H	GPI
28	LPC80LL/GPG7	AC_APP_UC#	I	H	GPI

Pin	Pin Name	Signal Name	Type	Default
48	GPH0	VSUS_ON	O	L
54	GPH1	VSUS_GD#	I	H
55	GPH2	CPUPWR_GD#	I	H
69	GPH3	PM_PWRBTN#	O	H
70	GPH4	SUSC_ON	O	L
75	GPH5	SUSB_ON	O	L
76	GPH6	CPU_VRON	O	L
105	GPH7	PM_RSMRST#	O	L
148	GPI0	ICH7_PWROK	O	L
149	GPI1	/	O	
152	GPI2	MCHOK	I	L
155	GPI3	CHG_EN#	O	H
156	GPI4	PRECHG	O	L
168	GPI5	BAT_LL#	O	H
174	GPI6	BAT_LEARN	O	L
93	ADC8	KID0	I	
94	ADC9	KID1	I	
101	DAC2	BL_PWM_DA	O	
102	DAC3	BATSEL_2P#	O	

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	01001100 (4C)

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD24	0	C
1394	AD24	0	B
LAN	AD23	1	D

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type	Power Well	Default
AB18	GPI000/IM_BUSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPI001/REQ5#	PCI_REQ#5	I/O	Core(To:5V)	GPI
G8	GPI002/PIRQE#	PCI_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPI003/PIRQF#	PCI_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPI004/PIRQG#	PCI_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPI005/PIRQH#	PCI_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPI006	NC	I/O	Core(To:3.3V)	GPI
AC18	GPI007	WLAN_BT_LED_EN#		Core(To:3.3V)	GPI
E21	GPI008	EXTSM#	I	SUS(To:3.3V)	GPI
E20	GPI009	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPI010	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#/GPI011	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPI012	KBC_SCI#	I	SUS(To:3.3V)	GPI
E19	GPI013	TP	I/O	SUS(To:3.3V)	GPI
R4	GPI014	NC	I/O	SUS(To:3.3V)	GPI
E22	GPI015	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPI016/DPRSLPVR	PM_DPRSLPVR	O	Core(To:3.3V)	Native
D8	GPI017/GNT5#	PCI_GNT#5	I/O	Core(To:3.3V)	GPO
AC20	GPI018/STP_PCI#	STP_PCI#	O	Core(To:3.3V)	GPO
AH18	GPI019/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPI020/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPI021/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPI022/REQ4#	PCI_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#/GPI023	TP	I/O	Core(To:3.3V)	Native
R3	GPI024	NC	I/O	SUS(To:3.3V)	GPO
D20	GPI025	NC	I/O	SUS(To:3.3V)	GPO
A21	GPI026/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPI027/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPI028/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
C3	GPI029/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPI030/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPI031/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPI032/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPI033/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPI034/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPI035	NC	I/O	Core(To:3.3V)	GPO
AH19	GPI036/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPI037/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPI038	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPI039	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#/GPI048	PCI_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPI049/CPUPWRGD	H_PWRGD	O	V_CPU_IO	Native




Title : System Setting
Engineer: Kell Huang

Size
Custom

Project Name
Z96H

Rev
1.00G

Date: Wednesday, May 17, 2006Sheet 2 of 60



Rev	Date	Description
1.00G	2006/03/06	Z96H Schematic 1.00G (base on Z96F), NB: SiS M662MX SB: SiS 966L

Rev	Date	Description

E

C

E

1

A



Title : Blank

ASUSTeK COMPUTER INC

Blank

Engineer: *Kell Huang*

Size	A3
------	----




Project Name

Z96H

Rev	1.00G
-----	-------


Date: Wednesday, May 17, 2006

Sheet 6 of 60




CLK MODE



0 = Desktop Mode
1 = Mobile Mode




PEREQ0# control PCIE 0/1/4



PEREQ1# control PCIE 2/3/5




FS4	FS3	FSL2	FSL1	FSL0	CPU	PCI	ZCLK	PCIE	SATA
0	1	0	0	1	133	33	133	100	100
0	1	0	1	1	166	33	133	100	100



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




CLK_FS3



0 = FS3 Low Level
1 = FS3 High Level



CLK_FS4

0 = FS4 Low Level
1 = FS4 High Level





**CPU +VCORE
Bulk-Decoupling
Capacitors**

**CPU +VCORE
Mid-Frequency
Capacitors**


**CPU +VCCP
Decoupling
Capacitors**

**CPU +VCCA
Decoupling
Capacitors**

+VCORE Mid-Frequency Capacitor
Intel: 22UF *32
R1F: 10UF *16


+VCCP Decoupling Capacitor
Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4

SOCKET478D





























SOCKET478P

AGTL+ I/O Voltage Reference




Layout Note:
0.1uF should be placed 100mils or less from GMCH pin.





NB Strapping

Signal	Description	High	Low	Default
N_TRAP0	M662MX Debug Mode	Enable	Disable	Internal pull-down
N_TRAP1	MuTIOL I/O Type	v1.0, full-swing mode	v2.0, partial-swing mode	Internal pull-down
N_TRAP2	MuTIOL I/O Transfer Mode	Parallel	Serial	Internal pull-down
N_TESTMODE0	CPU Clock Frequency	200MHz	100/133MHz	Internal pull-down
N_TESTMODE1	Reserved			Internal pull-down
N_TESTMODE2	BSEL1 Signal Latch	VCORE: L6A 775	VCCP: Socket 478	External pull-up





Title :NB-M662MX(MuTIOL&VGA)







ASUSTeK COMPUTER INC.


Engineer: Kell Huang








Size	Project Name	Rev
A3	Z96H	1.00G
Date: Wednesday, May 17, 2006	Sheet 12 of 60	








Layout Note:
Route as
short as
possible














U3 use 026020003402








Pin	Signal	Connector Pin	Signal
[40] USB_PP0		D26	UV0+
[40] USB_PN0		D25	UV0-
[40] USB_PP1		E24	UV1+
[40] USB_PN1		E23	UV1-
[40] USB_PP2		A20	UV2+
[40] USB_PN2		B20	UV2-
[40] USB_PP3		C19	UV3+
[40] USB_PN3		D19	UV3-
[41] USB_PP4		A18	UV4+
[41] USB_PN4		B18	UV4-
	USB PP5	C17	UV5+
	USB PN5	D17	UV5-
		A16	UV6+
		B16	UV6-
		D15	UV7+
			UV7-
[31] USB_PP6			
[31] USB_PN6			
[39] USB_PP7			
[39] USB_PN7			
[40] USB_CON_OC01#		A24	OC0#
[40] USB_CON_OC23#		E21	OC1#
	USB_OC#4	A25	OC2#
		B24	OC3#
		C23	OC4#
[40] USB_CON_OC5#		A26	OC5#
[31] NEWCARD_OC#		B23	OC6#
	USB_OC#7	C22	OC7#
		D23	OC8#

























The diagrams illustrate the connection of six status LEDs (SR2, SR3, SR4, SR5, SR6, SR7) to a 3VSB supply and ground. Each LED is connected in series with a 4.7KOhm resistor. The connection points are labeled PCBVER0, PCBVER1, and PCBVER2. The PCBVER2 diagram also includes labels /Z96H and /S96H.



Signal	Description	High	Low	Default
S_TRAP0	MuTiOL Operation Frequency	66MHz	133MHz	Internal pull-down
S_TRAP1	Reserved			Internal pull-down
S_IPB_OUT0	MuTiOL Clock PLL	Disable	Enable	Internal pull-down
S_IPB_OUT1	MuTiOL Version	v1.0	v2.0	Internal pull-down
SB_SPKR	First Flash Memory Cycle Type	Firmware Memory Type	LPC Memory Type	Internal pull-down
ACZ_SDOUT	Trap From	PCI AD	ROM	Internal pull-down
USB_OC#4	SB Debug Mode	Disable	Enable	External pull-up



U3 use 02G020003402







M_DQ[63:0] [14,23]
M_DQS[7:0] [14,23]
M_DQS#[7:0] [14,23]
M_MA[17:0] [14,23,24]
M_DM[7:0] [14,23]


REV Type








STD Type








PLACE ESD Diodes near VGA port




LCD Backlight Control

LCD Power

Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"





LCD LVDS Interface





INVERTER Interface/Speaker CONN.


BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.





LCD NUT(3.0mm) *1





TV OUT



PLACE ESD Diodes near TV port





The schematic diagram illustrates the electrical connections for the IDE and HD components. It features two horizontal lines representing the main power and ground rails. The top rail is labeled '+5V_HDD' at its left end, and the bottom rail is labeled 'GND' at its left end. Two resistors, R484 and R485, are shown as blue zigzag symbols. Resistor R484 is connected between the +5V_HDD rail and a pin labeled 'IDE_DIAG'. Resistor R485 is connected between the GND rail and a pin labeled 'HD_CSEL'. Both resistors are labeled with their values: '10KOhm' for R484 and '470Ohm' for R485. The pins are also labeled with '1/X' and '2/X' to indicate their connection points.





PATA HDD





ODD



Normal type
High: Slave
Low :
Master



















!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V

NewCard Header











PCI Device	IDSEL#	REQ / GNT#	Interrupts
CARD READER	AD24	0	C
1394	AD24	0	B


SD/MS_DAT3 [34]
SD/MS_DAT2 [34]
SD/MS_DAT1 [34]
SD/MS_DAT0 [34]
SDCMD_MSBS [34]

SDWP# [34]
SDCD# [34]
MSCD# [34]
SD/MSCLK [34]
SD/MS_PWR [34]









Solve MS Duo Adaptor
short problem








MDC CONN.









For TPM Module




TPM MODULE NUT(3.0mm) *1

For Debug







For Touch-Pad



For Keyboard



05/12/29 ESD DIODE PIN SWAPPED




ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset




FA4/ PPEN




- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming





FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS






The diagram shows a 4P switch component, labeled SW7, with four terminals numbered 1, 2, 3, and 4. Terminals 1 and 2 are connected to a common line labeled FORCE_OFF#. Terminals 3 and 4 are connected to a common line labeled TP_SWITCH_4P. The TP_SWITCH_4P line is connected to a ground symbol labeled GND. A red arrow points to the FORCE_OFF# line, indicating a signal input. The entire circuit is enclosed in a large oval boundary.




For LED


For SATA/IDE LED




for Num Lock




for Cap. Lock




for Scroll Lock




For POWER LED





For BATTERY LED




for email



For WireLess LED



Thermal Sensor



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS

15 mils

=====GND

10 mils

=====H_THERMDA(10 mils)

10 mils

=====H_THERMDC(10 mils)

10 mils




=====GND

15 mils


-----OTHER SIGNALS

Avoid FSB,Power

DC FAN Control




DC IN



remove AC DC detect; no need

BAT IN



Without Battery & Pull out Adapter

