




Z96J

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Z96J Default	EC Default
32	PWM0/GPA0	/			GPI
33	PWM1/GPA1	FAN_PWM	O	H	GPI
36	PWM2/GPA2	CLK_PWRSERVE#	O		GPI
37	PWM3/GPA3	/			GPI
38	PWM4/GPA4	CHG_LED_UP#	O	H	GPI
39	PWM5/GPA5	PWR_LED_UP#	O	H	GPI
40	PWM6/GPA6	/	O		GPI
43	PWM7/GPA7	LCD_BACKOFF#	O	H	GPI
153	RXD/GPB0	NUM_LED	O	L	GPI
154	TXD/GPB1	CAP_LED	O	L	GPI
162	GPB2	SCRL_LED	O	L	GPI
163	SMCLK0/GPB3	SMB0_CLK	SMCLK0		GPI
164	SMDAT0/GPB4	SMB0_DAT	SMDAT0		GPI
5	GA20/GPB5	A20GATE	GA20		GPO
6	KBRST#/GPB6	RC_IN#	KBRST#		KBRST#
165	GPB7	/	I		GPI
47	CLKOUT/GPC0	/	O		GPI
169	SMCLK1/GPC1	SMB1_CLK	SMCLK1		GPI
170	SMDAT1/GPC2	SMB1_DAT	SMDAT1		GPI
171	GPC3	MAIL_LED	O	L	GPI
172	TMR10/WUI2/GPC4	/	I		GPI
175	GPC5	OP_SD#	O	H	GPI
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	H	GPI
1	CK32KOUT/GPC7	/			GPI
26	RI1#/WUI0/GPD0	SUSB#	I		GPI
29	RI2#/WUI1/GPD1	SUSC#	I		GPI
30	LPCRST#/WUI4/GPD2	PLT_RST#	LPCRST		LPCRST
31	ECSCI#/GPD3	EXT_SCI#	ECSCI#	H	GPI
41	GPD4	RF_ON_SW#	O	H	GPI
42	GINT1/GPD5	/			GPI
62	TACH0/GPD6	FAN0_TACH	TACH0		GPI
63	TACH1/GPD7	/			GPI
87	ADC4/GPE0	DISTP_SW#	I		GPI
88	ADC5/GPE1	/			GPI
89	ADC6/GPE2	EMAIL_SW#	I		GPI
90	ADC7/GPE3	EXPLORE_SW#	I		GPI
2	PWRSW/GPE4	PWR_SW#	PWRSW		GPI
44	WUI5/GPE5	/			GPI
24	LPCPD#/WUI6/GPE6	LID_EC#	I		GPI
25	CLKRUN#/WUI7/GPE7	/			GPI
110	PS2CLK0/GPF0	/			GPI
111	PS2DAT0/GPF1	/			GPI
114	PS2CLK1/GPF2	/			GPI
115	PS2DAT1/GPF3	/			GPI
116	PS2CLK2/GPF4	TP_CLK	PS2CLK2		GPI
117	PS2DAT2/GPF5	TP_DAT	PS2DAT2		GPI
118	PS2CLK3/GPF6	/			GPI
119	PS2DAT3/GPF7	INTERNET#	I		GPI
113	FA16/GPG0	FA16	FA16		GPI
112	FA17/GPG1	FA17	FA17		GPI
104	FA18/GPG2	FA18	FA18		GPI
103	FA19/GPG3	/			GPI
3	FA20/GPG4	THRM_CPU#	I	H	GPI
4	FA21/GPG5	/			GPI
27	LPC80HL/GPG6	PMTHERM#	O	H	GPI
28	LPC80LL/GPG7	AC_APR_UC#	I	H	GPI

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0100110X (98)

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	B
1394	AD17	0	A
LAN	AD23	2	C

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type	Power_Well	Default
AB18	GPIO00/IM_BUSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPIO01/REQ5#	PCI_REQ#5	I/O	Core(To:5V)	GPI
G8	GPIO02/PIRQE#	PCI_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPIO03/PIRQF#	PCI_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPIO04/PIRQG#	PCI_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPIO05/PIRQH#	PCI_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPIO06	NC	I/O	Core(To:3.3V)	GPI
AC18	GPIO07	WLAN_BT_LED_EN#	O	Core(To:3.3V)	GPI
E21	GPIO08	EXTSM#	I	SUS(To:3.3V)	GPI
E20	GPIO09	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPIO10	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#/GPIO11	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPIO12	KBC_SCI#	I	SUS(To:3.3V)	GPI
E19	GPIO13	TP	I/O	SUS(To:3.3V)	GPI
R4	GPIO14	NC	I/O	SUS(To:3.3V)	GPI
E22	GPIO15	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPIO16/DPRSLPVR	PM_DPRSLPVR	O	Core(To:3.3V)	Native
D8	GPIO17/GNT5#	PCI_GNT#5	I/O	Core(To:3.3V)	GPO
AC20	GPIO18/STP_PCI#	STP_PCI#	O	Core(To:3.3V)	GPO
AH18	GPIO19/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPIO20/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPIO21/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPIO22/REQ4#	PCI_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#/GPIO23	TP	I/O	Core(To:3.3V)	Native
R3	GPIO24	NC	I/O	SUS(To:3.3V)	GPO
D20	GPIO25	NC	I/O	SUS(To:3.3V)	GPO
A21	GPIO26/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPIO27/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPIO28/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
C3	GPIO29/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPIO30/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPIO31/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPIO33/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPIO34/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPIO35	NC	I/O	Core(To:3.3V)	GPO
AH19	GPIO36/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPIO37/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPIO38	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPIO39	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#/GPIO48	PCI_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPIO49/CPUPWRGD	H_PWRGD	O	V_CPU_IO	Native



Title : <Title>

ASUSTek Computer INC.

Engineer: Alan Chu

Size Custom

Project Name Z96J

Rev 1.0

Date: Tuesday, January 10, 2006


Sheet 2 of 92

**CPU +VCORE
Bulk-Decoupling
Capacitors**

**CPU +VCORE
Mid-Frequency
Capacitors**


**CPU +VCCP
Decoupling
Capacitors**

**CPU +VCCA
Decoupling
Capacitors**




+VCORE Mid-Frequency Capacitor
Intel: 22UF *32
R1F: 10UF *16

+VCCP Decoupling Capacitor
Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4



RCOMP

For Calibrating the FSB I/O Buffer





SCOMP

For Slew Rate Compensation on the FSB




Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



AGTL+ I/O Voltage Reference



GMCH Strapping

CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)




CFG[13:12] : GMCH Test Mode

00 = Partial CLK Gating Disable
01 = XOR Mode Enable
10 = All Z Mode Enable
11 = Normal Operation (D)


CFG7 : CPU Strap

0 = DT/Transpotable CPU
1 = Mobile CPU (D)




CFG15 : ICH RESET Disable

0 = ICH Reset Disable
1 = Normal Operation (D)




CFG9 : PCIE Graphic Lane

0 = Reverse Lane
1 = Normal Operation (D)




CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)




CFG10 : HOST PLL VCO Select

0 = Reserved
1 = Mobility (D)




CFG18 : VCC Select

0 = 1.05V (D)
1 = 1.5V




CFG11 : PSB 4x CLK Enable

0 = 4x Enable
1 = 8x Enable (D)




CFG19 : DMI Lane Reversal


0 = Normal Operation (D)
1 = Lanes Reversed








Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



























R1.01 add VGA mode select
 GPU_VID = 1; Battery Mode ; +1.15V = 1.055V
 GPU_VID = 0; Performance Mode ; +1.15V = 1.158V





REV Type


M_A_DQ[63:0] 10






STD Type











MID				
Vendor /SIZE	3	2	1	0
Samsung 128M	0	0	0	0
Samsung 256M	0	0	0	1
Hynix 128M	0	0	1	0
Hynix 256M	0	0	1	1
Infineon 128M	0	1	0	0
Infineon 256M	0	1	0	1
	0	1	1	0
	0	1	1	1


VIDEO & MULTIMEDIA

Can be left unconnect if not used.


















25 GMAB[15..0]
25 QSB[7..0]
25 QSB# [7..0]
25 DQMB# [7..0]









PLACE ESD Diodes near VGA port

LCD LVDS Interface


LCD Power



INVERTER
Interface/Speaker
CONN.

BIOS

BACK_OFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.



R1.01 remove HW reserve pannel ID

R1.01 change
connector


C759
0.1UF/16V
c0402

R1.01 EMI reverse



GND


5					4					3					2					1					
D																									
C																									
B																									
A																									
										Title : Schematic page name															
ASUSTeK COMPUTER INC										Engineer: Alan Chu															
Size		Project Name																				Rev			
Custom		Z96J																				1.0			
Date: Tuesday, January 10, 2006										Sheet 34 of 92															
5					4					3					2					1					

TV OUT




PLACE ESD
Diodes near
TV port





Thermal Sensor



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS

15 mils

=====GND

10 mils

=====H_THERMDA(10 mils)

10 mils

```
=====H_THERMDC(10 mils)
```


10 mils

15 mils



-----OTHER SIGNALS


Avoid FSB,Power

DC FAN Control



CPU FAN will be forced on:
1) Thermal Sensor Over-temperature
2) WATCHDOG asserted by EC






Latched Input Select


ITP_EN/PCICLK_F0

0 = SRC Pair
1 = CPU_I/P Pair




PCI_CLK2/REQ_SEL

0 = PCICLK(D)
1 = PEREQ#




SELPICIE0_LCD#/PCI_CLK5

0 = LCD Clock (96MHz)
1 = PCI Express (100MHz)




SELLCD_27#/PCICLK_F1


0 = 27MHzSS/27MHzSS# Pair
1 = LCD_CLK Pair



Reserved for Debug & Exprimt



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




PEREQ#1

0 = PCIEX6/0 Not Controlled
1 = PCIEX6/0 Controlled




PEREQ#2

0 = PCIEX8/1 Not Controlled
1 = PCIEX8/1 Controlled




PEREQ#3






0 = PCIEX4/2 Not Controlled
1 = PCIEX4/2 Controlled (D)






PEREQ#4


0 = PCIEX7/5/3 Not Controlled
1 = PCIEX7/5/3 Controlled (D)







SHUT_DOWN#














10/100==> 5.6K,1% resistor
GLAN==> 2.49K,1% resistor




	RTL8100C	RTL810S Flora	RTL810SB	
AVDDH	N/A	3.3AVDD	3.3AVDD	PIN 10/120
V_12P	2.5AVDD	N/A	3.3AVDD	PIN 12
AVDDL	3.3AVDD	2.5AVDD	2.5AVDD	PIN 3/7/20/16
V_DAC	N/A	2.5AVDD	2.5AVDD	
DVDD	2.5VDD	1.8VDD	1.2VDD	PIN 24/32/45/54/64 /78/99/110/116
DVDD_A	N/A	1.8AVDD	1.2AVDD	PIN 126




MDC CONN.







H54 & H56





R1_01 remove connector, change to screw












- XDCDAT7 50
- XDCDAT6 50
- XDCDAT5 50
- XDCDAT4 50
- SD/MS_DAT3 50
- SD/MS_DAT2 50
- SD/MS_DAT1 50
- SD/MS_DAT0 50
- SDWP# 50
- SDCMD_MSBS 50
- XDALE 50
- XDCLC 50
- XDCE# 50
- SDWP# 50
- SDCD# 50
- MSCD# 50
- SD/MSCLK 50
- SD/MS_PWR 50







3.0V~3.6V
Ave= 200mA
Max= 275 mA




3.0V~3.6V
Ave= 1000mA
Max= 1300 mA



1.35V~1.65V
Ave= 500 mA
Max= 650 mA




!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V



NewCard Header


NewCard Ejector





5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	


		Title : <Title>	
ASUSTeK COMPUTER INC		Engineer: Alan Chu	
Size A	Project Name PROJECT NAME		Rev 1.00
Date: Tuesday, January 10, 2006		Sheet	53 of 92


PORT BAR III















For Touch-Pad



For Keyboard






ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


00: PNPCNG Access Register Pair Are 002Eh and 002Fh
10: PNPCNG Access Register Pair Are 004Eh and 004Fh
01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
11: Reserved



Note: Sampled at VSTBY Power Up Reset




FA4/ PPEN

0: Normal
1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming



FA5/ SHBM


0: Disable Shared Memory with Host BIOS
1: Enable Shared Memory with Host BIOS




5					4					3					2					1					
D																									
C																									
B																									
A																									
										Title : Schematic page name															
ASUSTeK COMPUTER INC										Engineer: Alan Chu															
Size		Project Name																				Rev			
Custom		Z96J																				1.0			
Date: Tuesday, January 10, 2006										Sheet 65 of 92															
5					4					3					2					1					

For LED


For SATA/IDE LED




for Cap. Lock




for Num Lock




for Scroll Lock




For WireLess LED




for email




For BATTERY LED



For POWER LED




DC IN




remove AC DC detect; no need

BAT IN




Without Battery & Pull out Adapter






no stuff

For Debug







HD_CSEL : Pull-Down, HDD as Master



SATA HDD

ODD



Normal type
High: Slave
Low :
Master

H1
2DRILL_D71N_D106N



H2
2DRILL_D71N_D106N



H3
2217b47d4xpt217
136N7510M270



H4
CT47CB79D47_NS



H5
C354D106N




H6
C354D106N




H7
C354D106N




H8
C354D106N




PAD1
SMD394X197




PAD2
SMD394X197




PAD3
SMD394X197



PAD4
SMD394X197



PAD5
SMD394X197



PAD6
SMD1248X197_PT



H9
C354D106N



H10
C354D106N



H11
C354D106N



H12
C354D106N



H13
C354D106N



H14
C354D106N



H15
C354D106N




H16
C354D106N




H17
C354D106N



H18
C354D106N



PAD7
SMD1890X197_PT



PAD8
SMD197X1803



H19
C354D106N



H20
C354D106N



H21
C354D106N



H22
C354D106N



H23
C354D106N



H24
C354D106N



H25
C354D106N



H26
C354D106N




H27
C354D106N




H28
C354D106N


FOR SCREW HOLE




H29
2217b47d4xpt217
136N7510M270



H30
CT47CB79D47_NS




H31
2217b47d4xpt217
136N7510M270



H32
CT47CB79D47_NS




H34
CT47CB79D47_NS




H33
2217b47d4xpt217
136N7510M270


FOR SCREW HOLE




H35
CT315B163I183D163




H36
CT315B163I183D163




H37
CT315B163I183D163




H38
CT315B163I183D163




H39
CT315B163I183D163




H40
CT315B163I183D163



H41
CT315B163I183D163




H42
CT315B163I183D163




H43
CT315B163I183D163



H44
CT315B163I183D163



H45
CT315B163I183D163



H46
CT315B163I183D163




H47
C236



H48
2DRILL_D106N_D71N



H49
2DRILL_D71N_D106N



H43
CT315B163I183D163



H44
CT315B163I183D163



H50
2DRILL_D87N_D106N




H51
2DRILL_D87N_D106N



H52
2DRILL_D87N_D106N




H53
2DRILL_D87N_D106N




H54
2217b47d4xpt217




H55
CT47CB79D47_NS




H56
2217b47d4xpt217




H57
CT47CB79D47_NS




H61
CT256B126I146D126



H60
CT256B126I146D126




H59
CT256B126I146D126




H58
CT256B126I146D126



For TPM Module





For Bluetooth





For Side SW








Net	Width	Net	Width
3V_5V_DDR#	10mil	AC_BAT_SYS	Shape
3V_5V_EN	10mil	+5VAO	25mil
3V_5V_PWRGD	10mil	+3VO_FB	10mil
3V_5V_VIN	25mil	+3VO_COMP	10mil
+5VO_FB	10mil	+3VO_SS	15mil
+5VO_COMP	10mil	+3VO_BOOT	25mil
+5VO_SS	15mil	+3VO_HG	25mil
+5VO_BOOT	25mil	+3VO_HG_R	25mil
+5VO_HG	25mil	+3VO_LG	25mil
+5VO_LG	25mil	+3VO_PHASE	Shape
+5VO_PHASE	Shape	+3VO_OC	Shape
+5VO_SUR	Shape	+12VSUS_ADJ	10mil
+5VO_OC	15mil	+5VDRV	25mil





GPU_VID = 1; Battery Mode ; +1.15VO = 1.055V
GPU_VID = 0; Performance Mode ; +1.15VO = 1.158V

AC_BAT_SYS

PC5405
0.1UF/25V

PR5407
10KOhm

PR5408
10KOhm

PC5406
0.1UF/25V

H431BN

PC5405
10KOhm
1%

PC5404
10UF/6.3V

PT5400
TPC28T

+3VAO
I_{max}=100mA


PC5400
MW882J3L-P



PR5409
220Ohm

PR5404
3.3KOhm
1%



PC5405
10KOhm
1%

Dimensions: 25mil, 15mil, 10mil


[illegible]



VGA CORE POWER



VGA PCI-E POWER



POWER PATH & BAT_LEARN

AC_IN Threshold 2.048Vmax A/D_DOCK_IN
> 17.44V active

Adapter In(max) = $[0.075V/R_{sense}(A_{in})] \cdot [V_{CL}/V_{REF}]$
 $R_{sense}(A_{in}) = 0.02 \text{ ohm}$
 $V_{CL} = 3.685V$
 $\Rightarrow I_{in(max)} = 3.27A$
 $\Rightarrow \text{Constant Power} = 19 \cdot 3.27 = 62.13W$
 $\Rightarrow R_{5710} = 20K, R_{5715} = 137K$

Adapter In(max) = $[0.075V/R_{sense}(A_{in})] \cdot [V_{CL}/V_{REF}]$
 $V_{CL} = 2.885V$
 $\Rightarrow I_{in(max)} = 2.544A$
 $\Rightarrow \text{Constant Power} = 19 \cdot 2.44 = 48.336W$
 $\Rightarrow R_{5710} = 20K, R_{5715} = 42.2K$

Charge Current $I_{chg} = [0.075V/R_{sense}(CHG)] \cdot [V_{CTL}/3.6V]$
 $R_{sense}(CHG) = 25m \text{ Ohm}$
 $V_{CTL} = 3V \Rightarrow I_{chg} = 2.5A$
 $V_{CTL} = 1.68V \Rightarrow I_{chg} = 1.4A$
 $V_{batt} = \text{Cell} \cdot [V_{ref} + ((V_{CTL} - 1.8V) / 9.52)]$
 $V_{CTL} = 1.588V \Rightarrow V_{batt} = 4.2V$

VICTL < 0.8V or DCIN < 7V → Charger Disable

MODE (Pin7)	Battery
High (>2.8V)	4-Cell
Low (<0.8V)	3-Cell
High Impedance (1.6V < Vmoco < 2V)	Battery Learn

MAX8725_REF : 4.2235V
MAX8725_LDO : 5.4V

Battery Charging Voltage :
 $+V_{BAT} = 4 \times [4.2235 + (V_{vctl} - 1.8) / 9.52]$

Battery Charging Current :
 $I_{charge} = (0.075 / PR5706) \times (V_{vctl} / 3.6)$

Input Adaptor Max. Current Limit :
 $I_{limit_current} = (0.075 / PR5701) \times (V_{cls} / 4.2235)$

Pre-Charging Mode :

Precharging current = 163.9mA

Victl = 0.098V

Battery Cell Selection :

BATSEL_2P# = 1, 6 Cells; Victl = 1.678V

⇒ Icharge = 2.331A

BATSEL_2P# = 0, 9 Cells; Victl = 2.785V

⇒ Icharge = 3.868A

Adaptor Max. Current :

PR5714 = 178K; Ilimit = 4.5A; 90W

PR5714 = 47K; Ilimit = 3.5A; 65W


59 BAT_LEARN →

BAT_LEARN = 1, Battery discharges


BAT_LEARN = 0, charging voltage with 3 time VCTL (3 Cells)

REMOVE BATTERY IN DETECT



+5VLCM / +5VCHG



Power Good Detector



SUSC#_PWR POWER



SUSB#_PWR POWER

