




**Z96Jm**

EC GPIO SETTING

| Pin | Pin Name          | Signal Name   | Type    | Default | Default |
|-----|-------------------|---------------|---------|---------|---------|
| 32  | PWM0/GPA0         | /             |         |         | GPI     |
| 33  | PWM1/GPA1         | FAN_PWM       | O       | H       | GPI     |
| 36  | PWM2/GPA2         | CLK_PWRSERVE# | O       |         | GPI     |
| 37  | PWM3/GPA3         | /             |         |         | GPI     |
| 38  | PWM4/GPA4         | CHG_LED_UP#   | O       | H       | GPI     |
| 39  | PWM5/GPA5         | PWR_LED_UP#   | O       | H       | GPI     |
| 40  | PWM6/GPA6         | /             | O       |         | GPI     |
| 43  | PWM7/GPA7         | LCD_BACKOFF#  | O       | H       | GPI     |
| 153 | RXD/GPB0          | NUM_LED       | O       | L       | GPI     |
| 154 | TXD/GPB1          | CAP_LED       | O       | L       | GPI     |
| 162 | GPB2              | SCRL_LED      | O       | L       | GPI     |
| 163 | SMCLK0/GPB3       | SMB0_CLK      | SMCLK0  |         | GPI     |
| 164 | SMDAT0/GPB4       | SMB0_DAT      | SMDAT0  |         | GPI     |
| 5   | GA20/GPB5         | A20GATE       | GA20    |         | GPO     |
| 6   | KBRST#/GPB6       | RC_IN#        | KBRST#  |         | KBRST#  |
| 165 | GPB7              | /             | I       |         | GPI     |
| 47  | CLKOUT/GPC0       | /             | O       |         | GPI     |
| 169 | SMCLK1/GPC1       | SMB1_CLK      | SMCLK1  |         | GPI     |
| 170 | SMDAT1/GPC2       | SMB1_DAT      | SMDAT1  |         | GPI     |
| 171 | GPC3              | MAIL_LED      | O       | L       | GPI     |
| 172 | TMR10/WUI2/GPC4   | /             | I       |         | GPI     |
| 175 | GPC5              | OP_SD#        | O       | H       | GPI     |
| 176 | TMR11/WUI3/GPC6   | BAT_IN_OC#    | I       | H       | GPI     |
| 1   | CK32KOUT/GPC7     | /             |         |         | GPI     |
| 26  | RI1#/WUI0/GPD0    | SUSB#         | I       |         | GPI     |
| 29  | RI2#/WUI1/GPD1    | SUSC#         | I       |         | GPI     |
| 30  | LPCRST#/WUI4/GPD2 | PLT_RST#      | LPCRST  |         | LPCRST  |
| 31  | ECSCI#/GPD3       | EXT_SCI#      | ECSCI#  | H       | GPI     |
| 41  | GPD4              | RF_ON_SW#     | O       | H       | GPI     |
| 42  | GINT1/GPD5        | /             |         |         | GPI     |
| 62  | TACH0/GPD6        | FAN0_TACH     | TACH0   |         | GPI     |
| 63  | TACH1/GPD7        | /             |         |         | GPI     |
| 87  | ADC4/GPE0         | DISTP_SW#     | I       |         | GPI     |
| 88  | ADC5/GPE1         | /             |         |         | GPI     |
| 89  | ADC6/GPE2         | EMAIL_SW#     | I       |         | GPI     |
| 90  | ADC7/GPE3         | EXPLORE_SW#   | I       |         | GPI     |
| 2   | PWRSW/GPE4        | PWR_SW#       | PWRSW   |         | GPI     |
| 44  | WUI5/GPE5         | /             |         |         | GPI     |
| 24  | LPCPD#/WUI6/GPE6  | LID_EC#       | I       |         | GPI     |
| 25  | CLKRUN#/WUI7/GPE7 | /             |         |         | GPI     |
| 110 | PS2CLK0/GPF0      | /             |         |         | GPI     |
| 111 | PS2DAT0/GPF1      | /             |         |         | GPI     |
| 114 | PS2CLK1/GPF2      | /             |         |         | GPI     |
| 115 | PS2DAT1/GPF3      | /             |         |         | GPI     |
| 116 | PS2CLK2/GPF4      | TP_CLK        | PS2CLK2 |         | GPI     |
| 117 | PS2DAT2/GPF5      | TP_DAT        | PS2DAT2 |         | GPI     |
| 118 | PS2CLK3/GPF6      | /             |         |         | GPI     |
| 119 | PS2DAT3/GPF7      | INTERNET#     | I       |         | GPI     |
| 113 | FA16/GPG0         | FA16          | FA16    |         | GPI     |
| 112 | FA17/GPG1         | FA17          | FA17    |         | GPI     |
| 104 | FA18/GPG2         | FA18          | FA18    |         | GPI     |
| 103 | FA19/GPG3         | /             |         |         | GPI     |
| 3   | FA20/GPG4         | THRM_CPU#     | I       | H       | GPI     |
| 4   | FA21/GPG5         | /             |         |         | GPI     |
| 27  | LPC80HL/GPG6      | PMTHERM#      | O       | H       | GPI     |
| 28  | LPC80LL/GPG7      | AC_APR_UC#    | I       | H       | GPI     |

| Pin | Pin Name | Signal Name | Type | Default |
|-----|----------|-------------|------|---------|
| 48  | GPH0     | VSUS_ON     | O    | L       |
| 54  | GPH1     | VSUS_GD#    | I    | H       |
| 55  | GPH2     | CPUPWR_GD#  | I    | H       |
| 69  | GPH3     | PM_PWRBTN#  | O    | H       |
| 70  | GPH4     | SUSC_ON     | O    | L       |
| 75  | GPH5     | SUSB_ON     | O    | L       |
| 76  | GPH6     | CPU_VRON    | O    | L       |
| 105 | GPH7     | PM_RSMRST#  | O    | L       |
| 148 | GPI0     | ICH7_PWROK  | O    | L       |
| 149 | GPI1     | /           | O    |         |
| 152 | GPI2     | MCHOK       | I    | L       |
| 155 | GPI3     | CHG_EN#     | O    | H       |
| 156 | GPI4     | PRECHG      | O    | L       |
| 168 | GPI5     | BAT_LL#     | O    | H       |
| 174 | GPI6     | BAT_LEARN   | O    | L       |
| 93  | ADC8     | KID0        | I    |         |
| 94  | ADC9     | KID1        | I    |         |
| 101 | DAC2     | BL_PWM_DA   | O    |         |
| 102 | DAC3     | BATSEL_2P#  | O    |         |

| SM-Bus Device   | SM-Bus Address  |
|-----------------|-----------------|
| Clock Generator | 1101001x ( D2 ) |
| SO-DIMM 0       | 1010000x ( A0 ) |
| SO-DIMM 1       | 1010001x ( A2 ) |
| Thermal Sensor  | 0100110X ( 98 ) |
|                 |                 |
|                 |                 |

| PCI Device  | IDSEL# | REQ/GNT# | Interrupts |
|-------------|--------|----------|------------|
|             |        |          |            |
| CARD READER | AD17   | 0        | B          |
| 1394        | AD17   | 0        | A          |
| LAN         | AD23   | 2        | C          |

ICH7-M GPIO SETTING

| Pin  | Pin Name            | Signal Name     | Type  | Power Well    | Default |
|------|---------------------|-----------------|-------|---------------|---------|
| AB18 | GPIO00/BI_M_BUSY#   | PM_BMBUSY#      | I     | Core(To:3.3V) | GPI     |
| C8   | GPIO01/REQ5#        | PCI_REQ#5       | I/O   | Core(To:5V)   | GPI     |
| G8   | GPIO02/PIRQE#       | PCI_INTE#       | I(OD) | Core(To:5V)   | GPI     |
| F7   | GPIO03/PIRQF#       | PCI_INTF#       | I(OD) | Core(To:5V)   | GPI     |
| F8   | GPIO04/PIRQG#       | PCI_INTG#       | I(OD) | Core(To:5V)   | GPI     |
| G7   | GPIO05/PIRQH#       | PCI_INTH#       | I(OD) | Core(To:5V)   | GPI     |
| AC21 | GPIO06              | NC              | I/O   | Core(To:3.3V) | GPI     |
| AC18 | GPIO07              | WLAN_BT_LED_EN# | O     | Core(To:3.3V) | GPI     |
| E21  | GPIO08              | EXTSMI#         | I     | SUS(To:3.3V)  | GPI     |
| E20  | GPIO09              | SATA_DET#0      | I/O   | SUS(To:3.3V)  | GPI     |
| A20  | GPIO10              | WLAN_ON#        | O     | SUS(To:3.3V)  | GPI     |
| B23  | SMBALERT#/GPIO11    | SMB_ALERT#      | I/O   | SUS(To:3.3V)  | Native  |
| F19  | GPIO12              | KBC_SCI#        | I     | SUS(To:3.3V)  | GPI     |
| E19  | GPIO13              | TP              | I/O   | SUS(To:3.3V)  | GPI     |
| R4   | GPIO14              | NC              | I/O   | SUS(To:3.3V)  | GPI     |
| E22  | GPIO15              | CB_SD#          | I/O   | SUS(To:3.3V)  | GPI     |
| AC22 | GPIO16/DPRSLPVR     | PM_DPRSLPVR     | O     | Core(To:3.3V) | Native  |
| D8   | GPIO17/GNT5#        | PCI_GNT#5       | I/O   | Core(To:3.3V) | GPO     |
| AC20 | GPIO18/STP_PCI#     | STP_PCI#        | O     | Core(To:3.3V) | GPO     |
| AH18 | GPIO19/SATA1GP      | NC              | O     | Core(To:3.3V) | GPI     |
| AF21 | GPIO20/STP_CPU#     | STP_CPU#        | O     | Core(To:3.3V) | GPO     |
| AE19 | GPIO21/SATA0GP      | NC              | I/O   | Core(To:3.3V) | GPI     |
| A13  | GPIO22/REQ4#        | PCI_REQ#4       | I/O   | Core(To:3.3V) | Native  |
| AA5  | LDRQ1#/GPIO23       | TP              | I/O   | Core(To:3.3V) | Native  |
| R3   | GPIO24              | NC              | I/O   | SUS(To:3.3V)  | GPO     |
| D20  | GPIO25              | NC              | I/O   | SUS(To:3.3V)  | GPO     |
| A21  | GPIO26/EL_RSVD      | NC              | I/O   | SUS(To:3.3V)  | GPO     |
| B21  | GPIO27/EL_STATE0    | PD_DET#         | I/O   | SUS(To:3.3V)  | GPO     |
| E23  | GPIO28/EL_STATE1    | NC              | I/O   | SUS(To:3.3V)  | GPO     |
| C3   | GPIO29/OC#5         | USB_OC#5        | I/O   | SUS(To:3.3V)  | Native  |
| A2   | GPIO30/OC#6         | NEWCARD_OC#     | I     | SUS(To:3.3V)  | Native  |
| B3   | GPIO31/OC#7         | USB_OC#7        | I/O   | SUS(To:3.3V)  | Native  |
| AG18 | GPIO32/CLKRUN#      | PM_CLKRUN#      | O     | Core(To:3.3V) | GPO     |
| AC19 | GPIO33/AZ_DOCK_EN#  | BT_ON#          | O     | Core(To:3.3V) | GPO     |
| U2   | GPIO34/AZ_DOCK_RST# | NC              | I/O   | Core(To:3.3V) | GPO     |
| AD21 | GPIO35              | NC              | I/O   | Core(To:3.3V) | GPO     |
| AH19 | GPIO36/SATA2GP      | NC              | I/O   | Core(To:3.3V) | GPI     |
| AE19 | GPIO37/SATA3GP      | PCB_ID0         | I     | Core(To:3.3V) | GPI     |
| AD20 | GPIO38              | PCB_ID1         | I     | Core(To:3.3V) | GPI     |
| AE20 | GPIO39              | PCB_ID2         | I     | Core(To:3.3V) | GPI     |
| A14  | GNT4#/GPIO48        | PCI_GNT#4       | I/O   | Core(To:3.3V) | Native  |
| AG24 | GPIO49/CPUPWRGD     | H_PWRGD         | O     | V_CPU_IO      | Native  |



Title : <Title>

ASUSTek Computer INC.

Engineer: Alan Chu






Size Custom

Project Name Z96Jm

Rev 1.0


Date: Monday, August 21, 2006

Sheet 2 of 91





**CPU +VCORE  
Bulk-Decoupling  
Capacitors**

**CPU +VCORE  
Mid-Frequency  
Capacitors**




**+VCORE Mid-Frequency Capacitor**  
Intel: 22UF \*32  
R1F: 10UF \*16

**+VCCP Decoupling Capacitor**  
Intel: 270UF \*1, 0.1UF \*6  
R1F: 220UF \*1, 0.1UF \*4



## RCOMP

For Calibrating the FSB I/O Buffer





## SCOMP

For Slew Rate Compensation on the FSB




## Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits




## AGTL+ I/O Voltage Reference



## GMCH Strapping

### CFG5 : DMI Strap

0 = DMI x2  
1 = DMI x4 (D)




### CFG[13:12] : GMCH Test Mode

00 = Partial CLK Gating Disable  
01 = XOR Mode Enable  
10 = All Z Mode Enable  
11 = Normal Operation (D)


### CFG7 : CPU Strap

0 = DT/Transpotable CPU  
1 = Mobile CPU (D)




### CFG15 : ICH RESET Disable

0 = ICH Reset Disable  
1 = Normal Operation (D)




### CFG9 : PCIE Graphic Lane

0 = Reverse Lane  
1 = Normal Operation (D)




### CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable  
1 = Dynamic ODT Enable (D)




### CFG10 : HOST PLL VCO Select

0 = Reserved  
1 = Mobility (D)




### CFG18 : VCC Select

0 = 1.05V (D)  
1 = 1.5V




### CFG11 : PSB 4x CLK Enable

0 = 4x Enable  
1 = 8x Enable (D)






### CFG19 : DMI Lane Reversal


0 = Normal Operation (D)  
1 = Lanes Reversed






Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.


| BCLK | FSB | BSEL2 | BSEL1 | BSEL0 |
|------|-----|-------|-------|-------|
| 133  | 533 | L     | L     | H     |
| 166  | 667 | L     | H     | H     |




































R1.01 add VGA mode select  
GPU\_VID = 1; Battery Mode ; +1.15V0 = 1.055V  
GPU\_VID = 0; Performance Mode ; +1.15V0 = 1.158V








| U3E |       |        |
|-----|-------|--------|
| A4  | Vss1  | Vss98  |
| A23 | Vss2  | Vss99  |
| B1  | Vss3  | Vss100 |
| B8  | Vss4  | Vss101 |
| B11 | Vss5  | Vss102 |
| B14 | Vss6  | Vss103 |
| B17 | Vss7  | Vss104 |
| B20 | Vss8  | Vss105 |
| B26 | Vss9  | Vss106 |
| B28 | Vss10 | Vss107 |
| C2  | Vss11 | Vss108 |
| C6  | Vss12 | Vss109 |
| C27 | Vss13 | Vss110 |
| D10 | Vss14 | Vss111 |
| D13 | Vss15 | Vss112 |
| D18 | Vss16 | Vss113 |
| D21 | Vss17 | Vss114 |
| D24 | Vss18 | Vss115 |
| E1  | Vss19 | Vss116 |
| E2  | Vss20 | Vss117 |
| E4  | Vss21 | Vss118 |
| E8  | Vss22 | Vss119 |
| F15 | Vss23 | Vss120 |
| F4  | Vss24 | Vss121 |
| F5  | Vss25 | Vss122 |
| F12 | Vss26 | Vss123 |
| F22 | Vss27 | Vss124 |
| F28 | Vss28 | Vss125 |
| G1  | Vss29 | Vss126 |
| G2  | Vss30 | Vss127 |
| G5  | Vss31 | Vss128 |
| G6  | Vss32 | Vss129 |
| G9  | Vss33 | Vss130 |
| G14 | Vss34 | Vss131 |
| G18 | Vss35 | Vss132 |
| G21 | Vss36 | Vss133 |
| G24 | Vss37 | Vss134 |
| G25 | Vss38 | Vss135 |
| G26 | Vss39 | Vss136 |
| H3  | Vss40 | Vss137 |
| H4  | Vss41 | Vss138 |
| H5  | Vss42 | Vss139 |
| H24 | Vss43 | Vss140 |
| H27 | Vss44 | Vss141 |
| H28 | Vss45 | Vss142 |
| J1  | Vss46 | Vss143 |
| J2  | Vss47 | Vss144 |
| J5  | Vss48 | Vss145 |
| J24 | Vss49 | Vss146 |
| J25 | Vss50 | Vss147 |
| J26 | Vss51 | Vss148 |
| K24 | Vss52 | Vss149 |
| K27 | Vss53 | Vss150 |
| K28 | Vss54 | Vss151 |
| L13 | Vss55 | Vss152 |
| L15 | Vss56 | Vss153 |
| L24 | Vss57 | Vss154 |
| L25 | Vss58 | Vss155 |
| L26 | Vss59 | Vss156 |
| M3  | Vss60 | Vss157 |
| M4  | Vss61 | Vss158 |
| M5  | Vss62 | Vss159 |
| M12 | Vss63 | Vss160 |
| M13 | Vss64 | Vss161 |
| M14 | Vss65 | Vss162 |
| M15 | Vss66 | Vss163 |
| M16 | Vss67 | Vss164 |
| M17 | Vss68 | Vss165 |
| M27 | Vss69 | Vss166 |
| M28 | Vss70 | Vss167 |
| N1  | Vss71 | Vss168 |
| N2  | Vss72 | Vss169 |
| N5  | Vss73 | Vss170 |
| N6  | Vss74 | Vss171 |
| N11 | Vss75 | Vss172 |
| N12 | Vss76 | Vss173 |
| N13 | Vss77 | Vss174 |
| N14 | Vss78 | Vss175 |
| N16 | Vss79 | Vss176 |
| N17 | Vss80 | Vss177 |
| N18 | Vss81 | Vss178 |
| N24 | Vss82 | Vss179 |
| N25 | Vss83 | Vss180 |
| N26 | Vss84 | Vss181 |
| P3  | Vss85 | Vss182 |
| P4  | Vss86 | Vss183 |
| P12 | Vss87 | Vss184 |
| P13 | Vss88 | Vss185 |
| P14 | Vss89 | Vss186 |
| P15 | Vss90 | Vss187 |
| P16 | Vss91 | Vss188 |
| P17 | Vss92 | Vss189 |
| P24 | Vss93 | Vss190 |
| P27 | Vss94 | Vss191 |
|     | Vss95 | Vss192 |
|     | Vss96 | Vss193 |
|     | Vss97 | Vss194 |

















[10,20] M\_A\_A[13:0]  
[10,21] M\_B\_A[13:0]























| MID              |   |   |   |   |
|------------------|---|---|---|---|
| Vendor<br>/SIZE  | 3 | 2 | 1 | 0 |
| Samsung<br>128M  | 0 | 0 | 0 | 0 |
| Samsung<br>256M  | 0 | 0 | 0 | 1 |
| Hynix<br>128M    | 0 | 0 | 1 | 0 |
| Hynix<br>256M    | 0 | 0 | 1 | 1 |
| Infineon<br>128M | 0 | 1 | 0 | 0 |
| Infineon<br>256M | 0 | 1 | 0 | 1 |
|                  | 0 | 1 | 1 | 0 |
|                  | 0 | 1 | 1 | 1 |












GDDR3/DDR1: 1.8V  
DDR2: 1.8 ~ 2 V  
  
GDDR3: 2A  
DDR1: 0.8A













PLACE ESD Diodes near VGA port

# LCD Backlight Control




# LCD LVDS Interface




## INVERTER Interface/Speaker CONN.

**BIOS**  
**BACK\_OFF#:**When user push "Fn+F7"  
button, BIOS active this pin to  
turn off back light.




R1.01 remove HW reserve panel ID





R1.01 change connector  
C759 0.1uF/25V  
R1.01 EMI reverse  
R2.006 change to 0603


TV  
OUT



PLACE ESD  
Diodes near  
TV port



Thermal Sensor



Route H\_THERMDA and H\_THERMDC on the same layer

-----OTHER SIGNALS

15 mils

=====GND

10 mils

=====H\_THERMDA(10 mils)

10 mils

=====H\_THERMDC(10 mils)

10 mils




=====GND

15 mils

-----OTHER SIGNALS

Avoid FSB,Power

DC FAN Control





CPU FAN will be forced on:


1) Thermal Sensor Over-temperature

2) WATCHDOG asserted by EC











\*All termination resistors  
should be near chip


10/100=> 5.6K,1% resistor  
GLAN=> 2.49K,1% resistor

HSMC Quality Issue, change part.

|        | RTL8110C | RTL8110S<br>Flora | RTL8110SB |                                      |
|--------|----------|-------------------|-----------|--------------------------------------|
| AVDDH  | N/A      | 3.3AVDD           | 3.3AVDD   | PIN 10/120                           |
| V_12P  | 2.5AVDD  | N/A               | 3.3AVDD   | PIN 12                               |
| AVDDL  | 3.3AVDD  | 2.5AVDD           | 2.5AVDD   | PIN 3/7/20/18                        |
| V_DAC  | N/A      | 2.5AVDD           | 2.5AVDD   |                                      |
| DVDD   | 2.5VDD   | 1.8VDD            | 1.2VDD    | PIN 24/32/45/54/64<br>/78/99/110/116 |
| DVDD_A | N/A      | 1.8AVDD           | 1.2AVDD   | PIN 126                              |


**MDC CONN.**






**H54 & H56**

R1\_01 remove connector, change to screw





















SD/MS\_DAT3 [50]  
SD/MS\_DAT2 [50]  
SD/MS\_DAT1 [50]  
SD/MS\_DAT0 [50]  
SDCMD\_MSBS [50]

SDWP# [50]  
SDCD# [50]  
MSCD# [50]  
SD/MSCLK [50]  
SD/MS\_PWR [50]




Solve MS Duo Adaptor short problem














**!! ExpressCard Standard 1.0:**  
 Change Pin7 from RESERVED to SMBCLK  
 Change Pin8 from SMBCLK to SMBDATA  
 Change Pin9 from SMBDATA to +1.5V




**NewCard Header**

**NewCard Ejector**












### *For Touch-Pad*




### *For Keyboard*









Z96J R1.3G




R2.00 add protect circuit



Z96J R1.3G



remove 47uF




remove 47uF

ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset




FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS




# For LED


## For SATA/IDE LED




## for Cap. Lock




## for Num Lock




## for Scroll Lock




## For WireLess LED




## for email




## For BATTERY LED



## For POWER LED




## DC IN




remove AC DC detect; no need


## BAT IN




## Without Battery & Pull out Adapter



*For Debug*




HD\_CSEL : Pull-Down, HDD as Master



**SATA HDD**

**ODD**



Normal type  
High: Slave  
Low :  
Master


H1  
2DRILL\_D71N\_D106N



H2  
2DRILL\_D71N\_D106N



H3  
2217b47d47pt217  
136N7510M270



H4  
CT47CB79D47\_NS



H5  
C354D106N




H6  
C354D106N




H7  
C354D106N




H8  
C354D106N




PAD1  
SMD394X197




PAD2  
SMD394X197




PAD3  
SMD394X197



PAD4  
SMD394X197



PAD5  
SMD394X197



PAD6  
SMD1248X197\_PT



H9  
C354D106N



H10  
C354D106N



H11  
C354D106N



H12  
C354D106N



H13  
C354D106N



H14  
C354D106N



H15  
C354D106N




H16  
C354D106N




H17  
C354D106N



H18  
C354D106N



PAD7  
SMD1890X197\_PT



PAD8  
SMD197X1803



H19  
C354D106N



H20  
C354D106N



H21  
C354D106N



H22  
C354D106N



H25  
C354D106N



H26  
C354D106N



H27  
C354D106N



H28  
C354D106N


FOR SCREW HOLE



H29  
2217b47d47pt217  
136N7510M270




H30  
CT47CB79D47\_NS



H31  
2217b47d47pt217  
136N7510M270



H32  
CT47CB79D47\_NS




H34  
CT47CB79D47\_NS



H33  
2217b47d47pt217  
136N7510M270

FOR SCREW HOLE



H35  
CT315B163I183D163



H36  
CT315B163I183D163




H37  
CT315B163I183D163




H38  
CT315B163I183D163




H39  
CT315B163I183D163




H40  
CT315B163I183D163




H41  
CT315B163I183D163




H42  
CT315B163I183D163




H43  
CT315B163I183D163




H44  
CT315B163I183D163




H45  
CT315B163I183D163




H46  
CT315B163I183D163




H47  
C236




H48  
2DRILL\_D106N\_D71N




H49  
2DRILL\_D71N\_D106N




H43  
CT315B163I183D163




H44  
CT315B163I183D163




H50  
C354D106N



H51  
C354D106N




H52  
2DRILL\_D87N\_D106N



H53  
2DRILL\_D87N\_D106N



H54  
2217b47d47pt217



H55  
CT47CB79D47\_NS



H56  
2217b47d47pt217



H57  
CT47CB79D47\_NS



H61  
CT256B126I146D126



H60  
CT256B126I146D126





H59  
CT256B126I146D126



H58  
CT256B126I146D126


# For TPM Module




[illegible]



### For Side SW


The schematic diagram for the Side SW shows a 3V supply (+3VA\_EC) connected to a 10K resistor (R493). The other end of R493 is connected to a node labeled [47,59] RF\_ON\_SW#. This node is also connected to a 330 Ohm resistor (R494) and a 0.1uF capacitor (C665). The other end of R494 is connected to a switch (SW10) and the other end of C665 is connected to ground. The switch (SW10) is labeled SLIDE\_SWITCH\_6P /X and is connected to ground. The ground connection is labeled GND.







| Net         | Width | Net         | Width |
|-------------|-------|-------------|-------|
| 3V_5V_DDR#  | 10mil | AC_BAT_SYS  | Shape |
| 3V_5V_EN    | 10mil | +5VAO       | 25mil |
| 3V_5V_PWRGD | 10mil | +3VO_FB     | 10mil |
| 3V_5V_VIN   | 25mil | +3VO_COMP   | 10mil |
| +5VO_FB     | 10mil | +3VO_SS     | 15mil |
| +5VO_COMP   | 10mil | +3VO_BOOT   | 25mil |
| +5VO_SS     | 15mil | +3VO_HG     | 25mil |
| +5VO_BOOT   | 25mil | +3VO_HG_R   | 25mil |
| +5VO_HG     | 25mil | +3VO_LG     | 25mil |
| +5VO_HG_R   | 25mil | +3VO_PHASE  | Shape |
| +5VO_LG     | 25mil | +3VO_SUR    | Shape |
| +5VO_PHASE  | Shape | +3VO_OC     | 15mil |
| +5VO_SUR    | Shape | +12VSUS_ADJ | 10mil |
| +5VO_OC     | 15mil | +5VDRV      | 25mil |















REMOVE BATTERY IN DETECT



+5VLCM / +5VCHG



## Power Good Detector



## SUSC#\_PWR POWER



## SUSB#\_PWR POWER

