


- 01_Block Diagram
02_System Setting
03_Merom CPU (1)
04_Merom CPU (2)
05_CPU CAPS.
06_965PM--CPU (1)
07_965PM--DDR2/PEG (2)
08_965PM--DDR2 BUS (3)
09_965PM--POWER (4)
10_965PM--POWER (5)
11_965PM--GND/STRAPPING (6)
12_ICH8M(1)
13_ICH8M(2)
14_ICH8M(3)
15_ICH8M--PEW/GND (4)
16_DDR2 SO-DIMM0
17_DDR2 SO-DIMM1
18_DDR2 ADDRESS/TERMINATION
19_VGA_nVIDIA_NB8P_MAIN(1)
20_VGA_nVIDIA_NB8P_Mem/LVDS1(2)
21_VGA_nVIDIA_NB8P_Mem/LVDS2(3)
22_VGA_nVIDIA_NB8P_PCI-E&PWR(4)
23_VGA_nVIDIA_NB8P_VRAM_A(5)
24_VGA_nVIDIA_NB8P_VRAM_B(6)
25_CLOCK GEN-ICS9LPR364AGLF-T
26_CRT CONNECTOR
27_LVDS & INVERTER CONNECTOR
28_THER SENSOR & FAN
29_TV OUT CONN
30_G-SENSOR & ITP
31_MINI CARD -- ROBSON
32_SWITCH
33_DISCHARGE
34_GIGALAN-RTL8110SCL
35_MDC&RJ45&RJ11
36_MINI CARD -- WLAN
37_RICOH-R5C833_PCI
38_RICOH-R5C833_1394/SD
39_4 in 1 CARD READER
40_NEWCARD
41_Port Bar
42_AUDIO-CODEC-ALC882
43_AUDIO AMP & JACK
44_EC-IT8511E
45_Touch Pad/ KB
46_USB CONN
47_ISA ROM
48_LED
49_DCIN & BAT CONN
50_Debug CONN.
51_SATA-HDD & ODD
52_SREW HOLE
53_TPM CONNECTOR
54_BT CONNECTOR
55_POWER_VCORE
56_POWER_SYSTEM_+3VO & +5VO
57_POWER_1.5VS&1.05VS
58_POWER_I/O_DDR & YTT
59_POWER_+3VAO
60_POWER_VGA_CORE

- 61_POWER_CHARGER
62_POWER_DETECT
63_POWER_PROTECT
64_POWER_LOAD SWITCH
65_POWER_FLOWCHART
66_POWER_SIGNAL
67_HISTORY



Z96S

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BL_PWM_DA	O
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	CLK_PWRSAVE#	O
37	PWM3/GPA3	NA	O
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	NA	O
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXDGPB0	NUM_LED	O
154	TXDGPB1	CAP_LED	O
162	GPB2	SCRL_LED	O
163	SMCLK0/GPB3	SMBQ_CLK	IO
164	SMDATA0GPB4	SMBQ_DAT	IO
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	THRO_CPU	O
47	CLKOUT/GPC0	NA	O
169	SMCLK1/GPC1	SMB1_CLK	IO
170	SMDAT1/GPC2	SMB1_DAT	IO
171	GPC3	Mail_LED	O
172	TMR0/WU2/GPC4	AC_OK#	I
175	GPC5	OP_SD#	O
176	TMR11/WU3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	NA	O
26	RI1#WU0/GPD0	SUSB#	I
29	RI2#WU1/GPD1	SUSC#	I
30	LPCRST#WU4/GPD2	PLT_RST#	O
31	ECSCLK#GPD3	EXT_SC#	O
41	GPD4	RF_ON_SW#	O
42	GINT/GPD5	NA	O
62	TACH0/GPD6	FANO_TACH	I
63	TACH1/GPD7	NA	O
87	ADC4/GPE0	EMAIL_SW#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	EXPLORE_SW#	I
90	ADC7/GPE3	DISTP_SW#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WU5/GPE5	NA	O
24	LPCPD#WU6/GPE6	NA	O
25	CLKRUN#WU7/GPE7	NA	O
101	GPJ2/DAC2	BL_DA	O
102	GPJ3/DAC3	BATSEL_2P#	O
81	GPK0/ADC0	P_PMON	I
22	ECSM#GPM0	EXT_SMI#	O
116	PS2CLK2/GPF4	TP_CLK	IO
117	PS2DAT2/GPF5	TP_DAT	IO
118	PS2CLK3/GPF6	NA	O
119	PS2DAT3/GPF7	NA	O
113	FA16/GPG0	FA16	O
112	FA17/GPG1	FA17	O
104	FA18/GPG2	FA18	O
103	FA19/GPG3	NA	O
3	FA20/GPG4	LID_Ec#	I
4	FA21/GPG5	PMTHERM#	O
27	LPC80HL/GPG6	THRM_CPU#	I
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	I
55	GPH2	CPUPWR_GD#	I
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPI0	SB_PWRGD	O
149	GPI1	NA	O
152	GPI2	MCHOK	I
155	GPI3	CHG_EN#	O
156	GPI4	PRECHG	O
168	GPI5	BAT_LL#	O
174	GPI6	BAT_LEARN	O

ICH8-M GPIO SETTING

Pin	Pin Name	Signal Name	Type	Power_Well	Default
AG12	GPI00/BMBUSY#	PM_BMBUSY#	IO	Core(To:3.3V)	GPI
AJ8	GPI01/TACH1	VDDR_SELO	IO	Core(To:3.3V)	GPI
F8	GPI02/PIRQE#	INT_SHIFT_LOW#	I(OD)	Core(To:5V)	GPI
G11	GPI03/PIRQF#	INT_SHIFT_HIGH#	I(OD)	Core(To:5V)	GPI
F12	GPI04/PIRQG#	PCL_INTG#	I(OD)	Core(To:5V)	GPI
B3	GPI05/PIRQH#	PCL_INT#H	I(OD)	Core(To:5V)	GPI
AJ9	GPI06/TACH2	VDDR_SEL1	IO	Core(To:3.3V)	GPI
AH9	GPI07/TACH3	VDDR_SEL2	IO	Core(To:3.3V)	GPI
AE16	GPI08	EXT_SMI#	IO	SUS(To:3.3V)	GPI
AG19	GPI09/WOL_EN	TP	IO	SUS(To:3.3V)	GPI
AJ24	GPI010/CLGPI01	TP	IO	SUS(To:3.3V)	GPI
AG22	SMBALERT#GPI011	NC	IO	SUS(To:3.3V)	Native
AC19	GPI012	EXT_SC#	IO	SUS(To:3.3V)	GPI
AH21	GPI013/GLAN_DOCL#	NC	IO	SUS(To:3.3V)	Native
AF22	GPI014/CLGPI02	TP	IO	SUS(To:3.3V)	GPI
AE20	GPI015/STP_PCI#	STP_PCI#	IO	SUS(To:3.3V)	Native
AJ14	GPI016/DPRSLPVR	PM_DPRSLPVR	IO	Core(To:3.3V)	Native
AG8	GPI017/TACH0	PM_EXTTS#0	IO	Core(To:3.3V)	GPI
AH12	GPI018	VCORE_SELO	IO	Core(To:3.3V)	GPO
AJ10	GPI019/SATA1GP	CB_SDF#	IO	Core(To:3.3V)	GPI
AE11	GPI020	VCORE_SEL1	IO	Core(To:3.3V)	GPO
AJ12	GPI021/SATA0GP	WLAN_BT_LED_EN#	IO	Core(To:3.3V)	GPI
AG10	GPI022/SCLOCK	TP	IO	Core(To:3.3V)	GPI
E6	GPI023/LDRQ1#	TP	IO	Core(To:3.3V)	Native
AJ27	GPI024/CLGPI00	TP	IO	SUS(To:3.3V)	GPO
AG18	GPI025/STP_CPU#	STP_CPU#	IO	SUS(To:3.3V)	Native
AH27	GPI026/S4_STATE#	TP	IO	SUS(To:3.3V)	Native
AH25	GPI027/QRT_STATE0	VGMCH_SELO	IO	SUS(To:3.3V)	GPO
AD16	GPI028/QRT_STATE1	VGMCH_SEL1	IO	SUS(To:3.3V)	GPO
AG17	GPI029/OC#5	USB_OC#5	IO	SUS(To:3.3V)	Native
AD12	GPI030/OC#6	NEWCARD_OC#	IO	SUS(To:3.3V)	Native
AJ18	GPI031/OC#7	USB_OC#7	IO	SUS(To:3.3V)	Native
AH11	GPI032/CLKRUN#	PM_CLKRUN#	IO	Core(To:3.3V)	Native
AE10	GPI033/HDA_DOCK_EN#	TP	IO	Core(To:3.3V)	GPO
AG14	GPI034/HDA_DOCK_RST#	TP	IO	Core(To:3.3V)	GPO
AG13	GPI035/SATACLKREQ#	VGPU_SEL1	IO	Core(To:3.3V)	GPO
AF11	GPI036/SATA2GP	WLAN_ON#	IO	Core(To:3.3V)	GPI
AG11	GPI037/SATA3GP	BT_ON#	IO	Core(To:3.3V)	GPI
AF9	GPI038/SLOAD	PM_EXTTS#1	IO	Core(To:3.3V)	GPI
AJ11	GPI039/SDATAOUT0	CLK_PWRSAVE#	IO	Core(To:3.3V)	GPI
AG16	GPI040/OC1#	USB_CON_OC01#	IO	SUS(To:3.3V)	Native
AG15	GPI041/OC2#	USB_CON_OC23#	IO	SUS(To:3.3V)	Native


PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	REQ#0/GNT#0	INTB-->INTB
1394	AD17	REQ#0/GNT#0	INTA-->INTA
LAN	AD23	REQ#2/GNT#2	INTA-->INTC

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)



Pin	Pin Name	Signal Name	Type	Power_Well	Default
AD16	GPI042/OC3#	USB_CON_OC23#	IO	SUS(To:3.3V)	Native
AG17	GPI043/OC4#	USB_CON_OC4#	IO	SUS(To:3.3V)	Native
NA	GPI044	NA	IO	NA	NA
NA	GPI045	NA	IO	NA	NA
NA	GPI046	NA	IO	NA	NA
NA	GPI047	NA	IO	NA	NA
AD10	GPI048/SDATAOUT1	TP	IO	Core(To:3.3V)	GPI
AG29	GPI049/CPUPWRGD	H_PWRGD	IO	V_CPU_IO	Native
E18	GPI050/REQ1#	PCL_REQ#1	IO	Core(To:5.5V)	Native
C18	GPI051/GNT1#	TP	IO	Core(To:3.3V)	Native
B19	GPI052/REQ2#	PCL_REQ#2	IO	Core(To:5.5V)	Native
F18	GPI053/GNT2#	PCL_GNT#2	IO	Core(To:3.3V)	Native
A11	GPI054/REQ3#	PCL_REQ#3	IO	Core(To:5.5V)	Native
C10	GPI055/GNT3#	NC	IO	Core(To:3.3V)	Native

1.1

CPU1A




12G010594786




<< H_D#[63:0] << H_D#S3[0]
 << H_A#[35:3] << H_A#S3[3]
 << H_REQ#[4:0] << H_REQ#4[0]

CPU1B





12G010594786



Comp0.2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Comp 1.3 connect with Zo=55 ohm, make trace length shorter than 0.5".








Decoupling guide from INTEL

VCORE	22uF/10V	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs for CPU
	150uF	* 1pcs for CPU

1.1



<3.30> H_CPURST# << H_CPUSLP#





H_D#0	E2	H_D#0	J13	H_A#3
H_D#1	G2	H_D#1	B11	H_A#4
H_D#2	G7	H_D#2	C11	H_A#5
H_D#3	M6	H_D#3	M11	H_A#6
H_D#4	H7	H_D#4	C15	H_A#7
H_D#5	H4	H_D#5	F16	H_A#8
H_D#6	G4	H_D#6	L13	H_A#9
H_D#7	F3	H_D#7	G17	H_A#10
H_D#8	N8	H_D#8	C14	H_A#11
H_D#9	H2	H_D#9	K16	H_A#12
H_D#10	M10	H_D#10	B13	H_A#13
H_D#11	N10	H_D#11	L16	H_A#14
H_D#12	N6	H_D#12	J17	H_A#15
H_D#13	P13	H_D#13	R14	H_A#16
H_D#14	K8	H_D#14	K19	H_A#17
H_D#15	M2	H_D#15	P16	H_A#18
H_D#16	W10	H_D#16	R17	H_A#19
H_D#17	V8	H_D#17	B16	H_A#20
H_D#18	V4	H_D#18	H20	H_A#21
H_D#19	M3	H_D#19	L19	H_A#22
H_D#20	N5	H_D#20	D17	H_A#23
H_D#21	N3	H_D#21	M17	H_A#24
H_D#22	N5	H_D#22	N16	H_A#25
H_D#23	N3	H_D#23	J19	H_A#26
H_D#24	W8	H_D#24	B18	H_A#27
H_D#25	Y2	H_D#25	E19	H_A#28
H_D#26	Y2	H_D#26	B17	H_A#29
H_D#27	Y2	H_D#27	H30	H_A#30
H_D#28	W3	H_D#28	E17	H_A#31
H_D#29	N1	H_D#29	C18	H_A#32
H_D#30	AD12	H_D#30	A19	H_A#33
H_D#31	AE3	H_D#31	B19	H_A#34
H_D#32	AD3	H_D#32	N19	H_A#35
H_D#33	AD3	H_D#33		
H_D#34	AD3	H_D#34		
H_D#35	AC7	H_D#35		
H_D#36	AD11	H_D#36		
H_D#37	AC11	H_D#37		
H_D#38	AD7	H_D#38		
H_D#39	AB1	H_D#39		
H_D#40	Y3	H_D#40		
H_D#41	AC5	H_D#41		
H_D#42	AC5	H_D#42		
H_D#43	AG3	H_D#43		
H_D#44	AJ2	H_D#44		
H_D#45	AH8	H_D#45		
H_D#46	AE7	H_D#46		
H_D#47	AJ7	H_D#47		
H_D#48	AH2	H_D#48		
H_D#49	AH2	H_D#49		
H_D#50	AH2	H_D#50		
H_D#51	AH2	H_D#51		
H_D#52	AH2	H_D#52		
H_D#53	AH2	H_D#53		
H_D#54	AH2	H_D#54		
H_D#55	AH2	H_D#55		
H_D#56	AH2	H_D#56		
H_D#57	AH2	H_D#57		
H_D#58	AH2	H_D#58		
H_D#59	AH2	H_D#59		
H_D#60	AH2	H_D#60		
H_D#61	AH2	H_D#61		
H_D#62	AH2	H_D#62		
H_D#63	AH2	H_D#63		

HOST

H_ADS#	G12	H_ADS#	>> H_ADS# <<
H_ADSB#	H17	H_ADSB#	>> H_ADSB# <<
H_ADSB#1	G20	H_ADSB#1	>> H_ADSB#1 <<
H_BNR#	C8	H_BNR#	>> H_BNR# <<
H_BNR#	E8	H_BNR#	>> H_BNR# <<
H_BNR#	E12	H_BNR#	>> H_BNR# <<
H_BNR#	D6	H_BNR#	>> H_BNR# <<
H_BNR#	C10	H_BNR#	>> H_BNR# <<
H_BNR#	AM5	H_BNR#	>> H_BNR# <<
H_BNR#	HP1L	H_BNR#	>> H_BNR# <<
H_BNR#	AM7	H_BNR#	>> H_BNR# <<
H_BNR#	H8	H_BNR#	>> H_BNR# <<
H_BNR#	K7	H_BNR#	>> H_BNR# <<
H_BNR#	C6	H_BNR#	>> H_BNR# <<
H_BNR#	G10	H_BNR#	>> H_BNR# <<
H_BNR#	B7	H_BNR#	>> H_BNR# <<
H_DIN#0	K5	H_DIN#0	>> H_DIN#0 <<
H_DIN#1	L2	H_DIN#1	>> H_DIN#1 <<
H_DIN#2	AD13	H_DIN#2	>> H_DIN#2 <<
H_DIN#3	AE13	H_DIN#3	>> H_DIN#3 <<
H_DIN#4	M7	H_DIN#4	>> H_DIN#4 <<
H_DIN#5	K3	H_DIN#5	>> H_DIN#5 <<
H_DIN#6	AD2	H_DIN#6	>> H_DIN#6 <<
H_DIN#7	AH11	H_DIN#7	>> H_DIN#7 <<
H_DIN#8	L7	H_DIN#8	>> H_DIN#8 <<
H_DIN#9	K2	H_DIN#9	>> H_DIN#9 <<
H_DIN#10	AC2	H_DIN#10	>> H_DIN#10 <<
H_DIN#11	AJ10	H_DIN#11	>> H_DIN#11 <<
H_DIN#12	M14	H_DIN#12	>> H_DIN#12 <<
H_DIN#13	E14	H_DIN#13	>> H_DIN#13 <<
H_DIN#14	A11	H_DIN#14	>> H_DIN#14 <<
H_DIN#15	H13	H_DIN#15	>> H_DIN#15 <<
H_DIN#16	B12	H_DIN#16	>> H_DIN#16 <<
H_DIN#17	E12	H_DIN#17	>> H_DIN#17 <<
H_DIN#18	D2	H_DIN#18	>> H_DIN#18 <<
H_DIN#19	D8	H_DIN#19	>> H_DIN#19 <<




1.1






7700 mA




VCC SM LF




1.1


NOTE: 0.1uF caps in
1.5VS_XPLL need to be
located as edge caps
within 200 mils.














DIMM1A









GPU NB8P-SE





<A> CMAQ[12..] >> <A> CMAQ[7..] << >>
 <A> CMAQ[847..] >> <A> CMAQ[8..] << >>

<< >>M0001..0 <A>
 << >>M0000..351 <A>

FBVDD/Q/VT 4820mA







BCLK	FSP	FSLC	FSLB	FSLA
166	667	0	1	1
200	800	0	1	0
CPU Driven	/	/	/	/

PEREQ#3

0 = Enable control PCIEX4/2 through I2C
1 = Disable PCIEX4/2 Controlled through I2C

PEREQ#4

0 = Enable control PCIEX7/5/3 through I2C
1 = Disable PCIEX7/5/3 Controlled through I2C

PCI-E CLK SYNC TO:

0 = CPU CLK
1 = NON SYNC

PCI CLK SYNC TO:

0 = PCIE CLK
1 = NON SYNC

Latched Input Select

0 = SRC CLK Decide pin 43.44
1 = CPU1/ITP CLK

0 = LDCCLK Decide pin 17.18
1 = PCIEIX


0 = PCIECLK Decide pin 40.41
1 = PEREQ#

SELCD, 27# = 0, pin#14/15=PCIEIX_9L; pin#17/18=27FIX27SS, SELCD, 27# = 1, pin#14/15=DOT_96MHzL; pin#17/18=LCD_SSCG/PCIE_L0.


Reserved for R1.0 Debug

REF15P0LCTESTSEL REF15P0LCTESTSEL

REF15P0LCTESTSEL REF15P0LCTESTSEL



CRT1




PLACE ESD Diodes near VGA port


1.1

LCD Backlight Control

LCD Power





LCD LVDS Interface




INVERTER Interface/Speaker CONN.


BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.



INVERTER1



Thermal Sensor



Route H_THERMDA and H_THERMDC on the same layer

=====OTHER SIGNALS=====

15 mils

=====GND=====

10 mils

=====H_THERMDA(10 mils)=====

10 mils

=====H_THERMDC(10 mils)=====

10 mils



=====GND=====

15 mils

=====OTHER SIGNALS=====

Avoid FSB_Power

DC FAN Control




CPU FAN will be forced on:



1) Thermal Sensor Over-temperature

2) WATCHDOG asserted by EC


TV OUT



PLACE ESD
Diodes near
TV port



ITP




1.1

ASUS		Title : ITP	
ASUS Tek Computer INC.		Engineer: Alan Chen	
Size	Project Name		Rev
Custom	Z96S		2.0
Date: 04/01/2007		Sheet 30 of 67	

ROBSON

ROBSON1




ES1 & ES2 option for ROBSON

	ES1	ES2
R310	N/A	Mount
R311	Mount	N/A

12G030100522

H = 4.0mm



+3.003V~+3.597V
Max= 750 mA






+1.425V~+1.575V
Max= 375 mA

+3.003V~+3.597V
Max= 250 mA



Reserved R to +3VSUS for
Wake up function!

1.1


ASUS		Title : Mini Card	
ASUSTek Computer INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z96S	2.0	
Date: 2008-11-20	Rev: 2.0	Sheet 31 of 97	




SHUT_DOWN#




1.1




1.1






MDC CONN.






RING1




RJ45_RJ11




1.1






1.1



1.1



<< XDCDAT7 <3>
 << XDCDAT6 <3>
 << XDCDAT5 <3>
 << XDCDAT4 <3>
 << SDMS_DAT3 <3>
 << SDMS_DAT2 <3>
 << SDMS_DAT1 <3>
 << SDMS_DAT0 <3>
 << SDCMD_MSBS <3>
 << XDWP# <3>
 << XDAL# <3>
 << XDCL# <3>
 << XDCE# <3>
 << SDWP# <3>
 << SDC# <3>
 << MSCD# <3>
 << SDMSCLK <3>
 << SDMS_PWR <3>



MEM CARD1


SDCMD_MSBS	1	MS_GND1	23	XDCD#	
SDMS_DAT1	2	MS_BS	24	SDWP#	
SDMS_DAT0	3	MS_DATA1	25	SDMSCLK	
SDMS_DAT2	4	MS_DATA2	26	SDMSCLK	
MSCD#	5	MS_INS	27	XDCLE	
SDMS_DAT3	6	MS_DATA3	28	XDCLE	
SDMSCLK	7	MS_SCLK	29	XDCD#	
SDMSCLK	8	MS_VCC	30	SDWP#	
SDMSCLK	9	MS_GND2	31	SDMS_DAT0	
SDMSCLK	10	SD_DAT2	32	SD_DAT1	
SDMSCLK	11	SD_DAT3	33	SD_DAT2	
SDMSCLK	12	SD_CMD	34	SDMS_DAT3	
SDMSCLK	13	SD_GND1	35	XDCDAT4	
SDMSCLK	14	SD_VCC	36	XDCDAT5	
SDMSCLK	15	SD_CLK	37	XDCDAT6	
SDMSCLK	16	SD_GND2	38	XDCDAT7	
SDMSCLK	17	NC1	39		
SDMSCLK	18	SD_DAT0	40		
SDMSCLK	19	SD_DAT1	41		
SDMSCLK	20	SD_CD_SW	42		
SDMSCLK	21	SD_CD_COM	43		
SDMSCLK	22	SD_CD_SW	44		
SDMSCLK	23	SD_CD_COM	45		
SDMSCLK	24	SD_CD_SW	46		
SDMSCLK	25	SD_CD_COM	47		
SDMSCLK	26	SD_CD_SW	48		
SDMSCLK	27	SD_CD_COM	49		
SDMSCLK	28	SD_CD_SW	50		
SDMSCLK	29	SD_CD_COM	51		
SDMSCLK	30	SD_CD_SW	52		
SDMSCLK	31	SD_CD_COM	53		
SDMSCLK	32	SD_CD_SW	54		
SDMSCLK	33	SD_CD_COM	55		
SDMSCLK	34	SD_CD_SW	56		
SDMSCLK	35	SD_CD_COM	57		
SDMSCLK	36	SD_CD_SW	58		
SDMSCLK	37	SD_CD_COM	59		
SDMSCLK	38	SD_CD_SW	60		
SDMSCLK	39	SD_CD_COM	61		
SDMSCLK	40	SD_CD_SW	62		
SDMSCLK	41	SD_CD_COM	63		
SDMSCLK	42	SD_CD_SW	64		
SDMSCLK	43	SD_CD_COM	65		
SDMSCLK	44	SD_CD_SW	66		
SDMSCLK	45	SD_CD_COM	67		
SDMSCLK	46	SD_CD_SW	68		
SDMSCLK	47	SD_CD_COM	69		
SDMSCLK	48	SD_CD_SW	70		
SDMSCLK	49	SD_CD_COM	71		
SDMSCLK	50	SD_CD_SW	72		
SDMSCLK	51	SD_CD_COM	73		
SDMSCLK	52	SD_CD_SW	74		
SDMSCLK	53	SD_CD_COM	75		
SDMSCLK	54	SD_CD_SW	76		
SDMSCLK	55	SD_CD_COM	77		
SDMSCLK	56	SD_CD_SW	78		
SDMSCLK	57	SD_CD_COM	79		
SDMSCLK	58	SD_CD_SW	80		
SDMSCLK	59	SD_CD_COM	81		
SDMSCLK	60	SD_CD_SW	82		
SDMSCLK	61	SD_CD_COM	83		
SDMSCLK	62	SD_CD_SW	84		
SDMSCLK	63	SD_CD_COM	85		
SDMSCLK	64	SD_CD_SW	86		
SDMSCLK	65	SD_CD_COM	87		
SDMSCLK	66	SD_CD_SW	88		
SDMSCLK	67	SD_CD_COM	89		
SDMSCLK	68	SD_CD_SW	90		
SDMSCLK	69	SD_CD_COM	91		
SDMSCLK	70	SD_CD_SW	92		
SDMSCLK	71	SD_CD_COM	93		
SDMSCLK	72	SD_CD_SW	94		
SDMSCLK	73	SD_CD_COM	95		
SDMSCLK	74	SD_CD_SW	96		
SDMSCLK	75	SD_CD_COM	97		
SDMSCLK	76	SD_CD_SW	98		
SDMSCLK	77	SD_CD_COM	99		
SDMSCLK	78	SD_CD_SW	100		



12G340004431


1.1


ASUS		Title 4 in 1 CARD READER	
ASUSTek COMPUTER INC		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	296S	2.0	
Date: 2018-05-30-2021	Sheet 39 of 67		

PORT BAR III












For Keyboard






R2.00 add protect circuit


<13> USB_PP2

<13> USB_PN2




<13> USB_PN3

<13> USB_PP3




<13> USB_PP0

<13> USB_PN0




<13> USB_PP1

<13> USB_PN1




+5V_USB2_CON

+5V_USB1_CON1



USB_P2_P3

12G131411081



USB_P0_P1

12G131411081


1.1

ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


00: PNPCNG Access Register Pair Are 002Eh and 002Fh
 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
 01: PNPCNG Access Register Pair Are Determined by
 EC Domain Registers SWCBALR and SWCBAHR.
 11: Reserved



Note: Sampled at VSTBY Power Up Reset


FA4/ PPEN

0: Normal
 1: KBS Interface Pins Are Switched to Parallel Port
 Interface for In-System Programming



FA5/ SHBM

0: Disable Shared Memory with Host BIOS
 1: Enable Shared Memory with Host BIOS




BIOS:05G001204043


1.1

For LED


For SATA/IDE LED




for Cap. Lock




for Num Lock




for Scroll Lock




For WireLess LED




for email



For BATTERY LED




For POWER LED




1.1


DC IN




BAT IN



~~Without Battery & Pull out Adapter~~




For Debug






pin swap;by F3J

The schematic diagram illustrates the internal wiring of a SATA to SATA-Express adapter. On the left, the SATA connector pins are labeled: NP_NC3 (pin 25), NP_NC1 (pin 23), NP_NC2 (pin 24), and NP_NC4 (pin 26). These connect to a 12G15110022G SATA controller chip. The controller's pins 1 through 22 are connected to the SATA-Express connector on the right. The SATA-Express connector has pins for SATA_TXP0, SATA_TXN0, SATA_ROOM0, and SATA_TXP0, each with a +12V supply. The diagram also shows the internal components: a C657 capacitor, a C658 capacitor, a C659 capacitor, a C616 capacitor, and an L119 inductor. The power supply is connected to +5V and GND. The SATA-Express connector is labeled with pins 1 through 22. The SATA controller chip is labeled 12G15110022G. The SATA-Express connector is labeled with pins 1 through 22. The SATA-Express connector is labeled with pins 1 through 22. The SATA-Express connector is labeled with pins 1 through 22.




ODD




Normal type
High: Slave
Low :
Master






FOR SCREW HOLE




FOR SCREW HOLE





1.1

For TPM Module




1.1


For Bluetooth




+Vcore / 35A




<i>Net</i>	<i>Width</i>	<i>Net</i>	<i>Width</i>
VR_VIO0 - VR_VID6	10mil	DROOP & DROOP_FB	10mil
VR_ON & PS1H & FB1AS	10mil	VCC_P1M & VSUM	10mil
DP1RSLPV & DP1RSTP	10mil	ISEN1 & ISEN2	10mil
VCORE_P1WRGD	10mil	VCORE_VDD & _VIN	25mil
MCH_PWK0K	10mil	VCORE_BOOT1	25mil
VR_T1F & NTC	15mil	VCORE_BOOT2	25mil
VCORE_SS & _OCSET	15mil	VCORE_HG1 & _HG2	25mil
VCORE_F3 & _COMP	15mil	VCORE_LG1 & _LG2	25mil
VCORE_FB & _FB2	15mil	VCORE_PHASE1	Shape
VCORE_V0IFF	15mil	VCORE_PHASE2	Shape
VCORE_VCCSENSE	10mil	VCORE_SUR1 & _SUR2	Shape
VCORE_VSSSENSE	10mil	AC_BAT_SYS	Shape








Net	Width	Net	Width
3V_5V_DDR#	10mil	AC_BAT_SYS	Shape
3V_5V_EN	10mil	+5VAO	25mil
3V_5V_PWRGD	10mil	+3VO_FB	10mil
3V_5V_VIN	25mil	+3VO_COMP	10mil
+5VO_FB	10mil	+3VO_SS	15mil
+5VO_COMP	10mil	+3VO_BOOT	25mil
+5VO_SS	15mil	+3VO_HG	25mil
+5VO_BOOT	25mil	+3VO_HG_R	25mil
+5VO_HG	25mil	+3VO_LG	25mil
+5VO_HG_R	25mil	+3VO_PHASE	Shape
+5VO_LG	25mil	+3VO_SUR	Shape
+5VO_PHASE	Shape	+3VO_OC	15mil
+5VO_SUR	Shape	+12VSUS_ADJ	10mil
+5VO_OC	15mil	+5VDRV	25mil



1.1



rev1.1
power
update




1.1

Power Good Detector


The schematic shows a complex logic circuit for monitoring power rails. Key components include:

- Resistors:** PR6022 (100KOHM), PR6021 (560KOhm), PR6003 (10K).
- Capacitors:** C1 (10nF), C2 (10nF), C3 (10nF), C4 (4.7UF, 6.3V), C5 (10K), C6 (10K).
- Diodes:** BAT54AW (Schottky diodes), PT6007 (PNP transistor), PQ6010B (NPN transistor), PQ6010A (NPN transistor).
- Power Rails:** +3VS, +3VA, SUSB#_PWR, VRM_PWRGD, DDR_PWRGD, 3V_SV_PWRGD, 1.05V_1.5V_PWRGD, PWR_OK_VGA.
- Output:** FORCE_OFF#.


Modify V2.0G




SUSB#_PWR POWER



SUSC#_PWR POWER



1.1



1.1



1.1

