

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page
01	Schematics Page Index			36	LAN (2/2)				
02	Block Diagram			37	VGA(PCI-E) 1/8				
03	Merom(HOST BUS) 1/2			38	VGA(STRAP) 2/8				
04	Merom(HOST BUS) 2/3			39	VGA(GDDR) 3/8				
05	Merom(Power/Gnd) 3/3			40	VGA(POWER) 4/8				
06	CLOCK GEN			41	VGA(POWER) 5/8				
07	Crestline (HOST) 1/7			42	VGA(POWER) 6/8				
08	Crestline (DMI) 2/7			43	VGA(MULTIUSE) 7/8				
09	Crestline (GRAPHIC) 3/7			44	VGA(LVDS/VDAC) 8/8				
10	Crestline (DDRII) 4/7			45	VRAM(GDDR3) 1/4				
11	Crestline (POWER,VCC) 5/7			46	VRAM(GDDR3) 2/4				
12	Crestline (VCC CORE) 6/7			47	VRAM(BYPASS) 3/4				
13	Crestline (VSS) 7/7			48	VRAM(BYPASS) 4/4				
14	DDRII(S0-DIMM_0) 1/3			49	AUDIO(CODEC & POWER)				
15	DDRII(S0-DIMM_1) 2/3			50	AUDIO(AMP & HP & SPK)				
16	DDRII(Termination) 3/3			51	AUDIO(Subwoofer AMP)				
17	LVDS			52	AUDIO(EXT-MIC&LINE IN)				
18	ICH8-M(PCI/USB) 1/5			53	AUDIO (MUTE & INT-MIC)				
19	ICH8-M(LPC,IDE,SATA)2/5			54	AUDIO(EQ)				
20	ICH8-M(GPIO) 3/5			55	AEC(FM2010)				
21	ICH8-M(POWER) 4/5			56	Power Design Diagram				
22	ICH8-M(GND) 5/5			57	DCIN				
23	SATA HDD/CD-ROM			58	SYSPWR(+3VALW/+5VALW)				
24	EC (P8763)			59	DDR2PWR(+1_8/+0_9V_S3_SUS)				
25	EC (KB3910S)			60	VHCORE(ISL6262A)				
26	Flash ROM XBUS/SPI			61	VGA POWER(GMCH)				
27	Mini Card			62	SYSPWR(+1_5VRUN/+1_05VRUN)				
28	FAN/HWM/HW THERMAL PROTECT			63	HDD PWR (+12VRUN)				
29	EXPRESS Card/CAM/RF KB			64	Others power plan				
30	PCI (PCI BUS/TV Tuner)			65	OVP protection				
31	PCI (ILINK)			66	DB CONNS				
32	PCI (MS-DUO/SD)			67	CRT				
33	PCI (PCMCIA)			68	HOLE/BOSS PAD				
34	USB PORT & MDC								
35	LAN (1/2)								

BOM OPTION

COMPONENT	WINBOND	ENE
C72,RP9	NC	STUFF
COMPONENT	Samsung	Qimonda
R26	Stuff	NC
R39	NC	Stuff

PCB P/N: - - SA
 - - SA
 - - SA

Project Code & Schematics Subject: M630/M640 Main Board

	M630GM	M630PM	M640GM	M640PM
CR_	V		V	
NV_		V		V
NC_	V	V	V	V
Exclude "M640_"	V	V		

P. Leader	Check by	Design by


FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

TitleIndex Page

SizeCustomDocument NumberM630/M640RevSA

Date:Wednesday, July 11, 2007Sheet1 of 71

M630/640 Block Diagram (19"/22" Wide Screen)



SYSTEM DC/DC MAX8734A P.57

INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC

SYSTEM DC/DC SC339 P.61

INPUTS	OUTPUTS
+1_8V_S3_SUS	+1_5VRUN

SC486 P.58

INPUTS	OUTPUTS
DCBATOUT	+1_8V_S3_SUS +0_9V_S3_SUS

CPU DC/DC ISL6262A P.59

INPUTS	OUTPUTS
DCBATOUT	VHOCORE

CPU DC/DC MAX8546 P.62

INPUTS	OUTPUTS
DCBATOUT	+12VRUN

SYSTEM DC/DC GMT923/GMT966 P.63


INPUTS	OUTPUTS
+1_8V_S3_SUS	+1_25VRUN

SYSTEM DC/DC OZ811 GMT966 (PEX_VDD) P.60

INPUTS	OUTPUTS
DCBATOUT	+1_05VRUN
DCBATOUT	NV_VDD
+1_8V_S3_SUS	PEX_VDD


Nvidia Gfx VDDC

INPUTS	OUTPUTS
+VGFX_CORE	+1_05VRUN (or NV_VDD)



Layout note:
no stub on H_STPCLK TP.
H_STPCLK# to be routed in daisy chain fashion from ICH to LPC slot and then to CPU.


Layout note:
no stub on H_STPCLK#




Debug port not used .
resistors close to CPU.



PM_THRMTRIP#
should connect to ICH8-M and GMCH without T-ing (No stub)

PVT 5/17 remove
TP140, TP146, TP127, TP134, TP125, TP137, TP126, TP157, TP133, TP148




ICH8M's GPIO12: VIL---- -0.5V ~ 0.8V
VIH---- 2.0V ~ 3.3+0.5V
MEROM's PROCHOT#: VIL---- -0.1V ~ 0.3*VCCP
VIH---- 0.7*VCCP ~ VCCP+0.1







CPU_VCCA---->120mA
CPU_VCCP----->4.5A
CPU_VCC----->44A




LAYOUT NOTE:
Place 0.01uF
near PIN B26






Same Length

Layout Note: Route
VCCSENSE & VSSSENSE
traces at 27.4 Ohms with
50 mil spacing. Place PU
and PD within 1 inch of
CPU.
MS width=19 mil SL width=15 mil
spacing=7 mil spacing=7 mil






PU & PD avoid to route with stub
Close CPU side





CR#_E/F/G/H pins control SRC output Table

CR#_E:Byte6:bit7=0, disable CR#_E; 1, enable CR#_E SRC6
 CR#_F:Byte6:bit6=0, disable CR#_F; 1, enable CR#_F SRC8
 CR#_G:Byte6:bit5=0, disable CR#_G; 1, enable CR#_G SRC9
 CR#_H:Byte6:bit4=0, disable CR#_H; 1, enable CR#_H SRC10







close to clk gen (For EMI)

NC_10P_50V_E_N	2	1	CLK_CB48
NC_10P_50V_E_N	2	1	CLK_USB48
NC_10P_50V_E_N	2	1	CLK_KBCPCI
NC_10P_50V_E_N	2	1	CLK_CB
NC_10P_50V_E_N	2	1	CLK_ICHPCI
NC_10P_50V_E_N	2	1	CLK_ICH14
NC_10P_50V_E_N	2	1	PCLK_JIG
NC_10P_50V_E_N	2	1	C786 0402

FSB Frequency Table:


FSLC	FSLB	FSLA	CPU	SRC[7:0]	PCI
0	0	0	266.66	100	33
0	0	1	133.33	100	33
0	1	0	200	100	33
0	1	1	166.66	100	33
1	0	0	333.33	100	33
1	0	1	100	100	33
1	1	0	400	100	33

SM bus Address :
 1101001x(HEX:D2) (ICH8M)
 For clock generator



H_D#0	E2	H_D#0
H_D#1	G2	H_D#1
H_D#2	G7	H_D#2
H_D#3	M6	H_D#3
H_D#4	H7	H_D#4
H_D#5	H3	H_D#5
H_D#6	G4	H_D#6
H_D#7	E3	H_D#7
H_D#8	N8	H_D#8
H_D#9	H2	H_D#9
H_D#10	M10	H_D#10
H_D#11	M12	H_D#11
H_D#12	N9	H_D#12
H_D#13	H5	H_D#13
H_D#14	P13	H_D#14
H_D#15	K9	H_D#15
H_D#16	M2	H_D#16
H_D#17	W10	H_D#17
H_D#18	Y8	H_D#18
H_D#19	V4	H_D#19
H_D#20	M3	H_D#20
H_D#21	J1	H_D#21
H_D#22	N5	H_D#22
H_D#23	N3	H_D#23
H_D#24	W6	H_D#24
H_D#25	W9	H_D#25
H_D#26	N2	H_D#26
H_D#27	Y7	H_D#27
H_D#28	Y9	H_D#28
H_D#29	P4	H_D#29
H_D#30	W3	H_D#30
H_D#31	N1	H_D#31
H_D#32	AD12	H_D#32
H_D#33	AE3	H_D#33
H_D#34	AD9	H_D#34
H_D#35	AC9	H_D#35
H_D#36	AC7	H_D#36
H_D#37	AC14	H_D#37
H_D#38	AD11	H_D#38
H_D#39	AC11	H_D#39
H_D#40	AB2	H_D#40
H_D#41	AD7	H_D#41
H_D#42	AB1	H_D#42
H_D#43	Y3	H_D#43
H_D#44	AC6	H_D#44
H_D#45	AE2	H_D#45
H_D#46	AC5	H_D#46
H_D#47	AG3	H_D#47
H_D#48	AJ9	H_D#48
H_D#49	AH8	H_D#49
H_D#50	AJ14	H_D#50
H_D#51	AE9	H_D#51
H_D#52	AE11	H_D#52
H_D#53	AH12	H_D#53
H_D#54	AJ5	H_D#54
H_D#55	AH5	H_D#55
H_D#56	AJ6	H_D#56
H_D#57	AE7	H_D#57
H_D#58	AJ7	H_D#58
H_D#59	AJ2	H_D#59
H_D#60	AE5	H_D#60
H_D#61	AJ3	H_D#61
H_D#62	AH2	H_D#62
H_D#63	AH13	H_D#63


H_SWING	B3	H_SWING
H_RCOMP	C2	H_RCOMP
H_SCOMP	W1	H_SCOMP
H_SCOMP#	W2	H_SCOMP#
H_CPURST#	B6	H_CPURST#
H_CPUSLP#	E5	H_CPUSLP#





HOST


PVT 5/17 Chipset BOM change table


12-CRESTL1-0002 (PM)
12-CRESTL1-0001 (GM)
12-CRESTL1-ES04 (GL)






















Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9_S3_VSUS




Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9V_S3_SUS




DVT : change to NC , NPTH pin



M640, 22"





LCD POWER





The R7 will consume about 0.053 Watt ($5 \times 5 / 470 = 0.053W$). We changed resistor to 0603 size (1/10 Watt)

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
LVDS			
Size A3	Document Number	Rev SA	
	M630/M640		
Date:	Wednesday, July 11, 2007	Sheet	17 of 71




PCI Pullups

PVT 6/5 Add TP for BFT test




ICH8M-QN23 null




For SPI Boot BIOS Selection.
(Need to tune the resistor value)

Strap for Boot-BIOS

	GNT0#	SPI_CS1#
LPC(Default)	H1	H1
PCI	H1	LOW
SPI	LOW	H1



PCI-Express




SPI

USB

Place within 500 mils of ICH

USB PORT	Function
PORT-0	REAR-1
PORT-1	REAR-2
PORT-2	REAR-3
PORT-3	SIDE-1
PORT-4	SIDE-2
PORT-5	EXPRESS CARD
PORT-6	CAMERA
PORT-7	CIR
PORT-8	RF KBD
PORT-9	NC



Place within 500 mils of ICH and don't routing next to high speed signals




FOXCONN HON HAI PRECISION IND. CO., L.TD.
CPBG - R&D Division

Title: **ICH8-M(PCI/DMI/USB/PCIE) 1/5**


Size A3 Document Number **M630/M640** Rev SA


Date: Wednesday, July 11, 2007 Sheet 18 of 71






	ON(0)	OFF(1)
ID4		
ID5		
ID6		
ID7	CRT	LCD







SATA HDD CONN



HDD1









HDD2



CD-ROM CONN


FOXCONN		HON HAI PRECISION IND. CO., LTD.	
File		CPBG - R&D Division	
SATA HDD/CD-ROM			
Size A3	Document Number M630/M640		Rev SA
Date:	Wednesday, July 11, 2007	Sheet	23 of 71



	0	1
SYSTEM_ID0	R377	R380
SYSTEM_ID1	R376	R379
SYSTEM_ID2	R839	R836
SYSTEM_ID3	R831	R832

M630 PVT SKT	M630 8M 256H	M630 8M 128Q	M630 6M	M630 GL
SYSTEM_ID0	0	0	1	0
SYSTEM_ID1	1	1	0	0
SYSTEM_ID2	0	0	0	0
SYSTEM_ID3	1	1	1	1







M640 PVT SKT	M640 8M 256Q	M640 8M 128H	M640 6M
SYSTEM_ID0	0	0	1
SYSTEM_ID1	1	1	0
SYSTEM_ID2	1	1	1
SYSTEM_ID3	1	1	1




SYSTEM ID Table		
ID1	ID0	Graphics Chip
0	0	Intel GL960
0	1	Intel GM965
1	0	nVidia NB8M-GT 6fx
1	1	nVidia NB8P-GS 6fx

SYSTEM ID Table		
ID3	ID2	Model Name
0	0	Reserved
0	1	M620
1	0	M630
1	1	M640


JTAG Select Configuration			
JEN0#(Pin24)	JENK#(Pin53)	Pins 17, 20, 21, 23, 25, 27	Pins 47, 48, 50 51, 52
No power-down resistor		GPIO port signals	Keyboard scan
Add 10K pull down	No pull down	JTAG signals	Keyboard scan
No pull down	Add 10K pull down	GPIO port signals	JTAG signals
Add 10K pull down		IIRegal Spar Combination	




DVT: Pull Low for strap pin




XBUS BIOS ROM



JIG-120 DEBUG PORT




EXTERNAL XBUS ROM INTERFACE




EXTERNAL SPI ROM INTERFACE


CPU FAN




2ND FAN




3rd FAN




VGA SENSOR









CPU SENSOR








HW THERMAL PROTECTION

















To support S4 wake up DVT : support S4 wake up , power change to +3V_EMINI_AUX










NB8X: Slave I2C/SMBUS compatible interface. (Addr: 0x9e)


2006/8/30 Update

	I/O	Inter pull low	GPIO TABLE
GPIO0	I	Yes	HDMI Hot Plug Detect 0 (HPD0)
GPIO1	I	Yes	DVI Hot Plug Detect 1 (HPD1)
GPIO2	0	Yes	LCD BL Brightness (LCD0_BL_PWM) Active High
GPIO3	0	No	Panel Power (LCD0_VDD) Active Low
GPIO4	0	Yes	LCD Backlight enable (LCD0_BL_EN) Active High
GPIO5	0	Yes	GPU Voltage selection (GPU_VID0)
GPIO6	0	Yes	GPU Voltage selection (GPU_VID1)
GPIO7	0	Yes	GPU/Memory Voltage selection (GPU_VID2/MEM_VID)
GPIO8	I/O	No	Over Temperature Shutdown Active Low
GPIO9	I/O	No	THERMAL ALERT I/O, FAN PWM Control Active Low
GPIO10	I/O	No	Memory Vref switch (MEM_VREF)
GPIO11	0	No	Rset switch control. H: SVIDE0 (69.8) L: HDTV (88.7)
GPIO12	I	No	AC power detect input (AC_DET)
GPIO13	0	No	Power supply control (PWR_CTRL0)
GPIO14	0	No	Power supply control (PWR_CTRL1)






Could be NC if HDCP is not used.

DVT : remove TP for enlarge NV_VDD plane



Boundary scans in conjunction with testmode pin.




S0	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.8
1	DOWN	-0.6
2	DOWN	-2.5

SRS PIN3	SPREAD DIRECTION	Spread Percentage(%)
0	DOWN	-1.25
1	DOWN	-1.75

0 = connect to GND
M = unconnected
1 = connect directly to VDD

nVidia support Down -1.25%



This chip can use MK1726 or P1819B

R616 place near GPU
R79 place near spectrum chip

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title VGA (MULTIUSE) 7 OF 8		
Size A3	Document Number M630/M640	Rev SA
Date: Wednesday, July 11, 2007	Sheet 43 of 71	

CLOSE TO GPU.75 Ohm to GND when CRT is disabled.
(FAE suggest to NC 5/21)

PVT 5/21 : change to NC

PVT 5/17 : change to NC






CLOSE TO GPU

PVT 5/22 : change to NC


CLOSE TO GPU

DACB UNUSED. TERMINATED TO GND WITH 75 OHM RESISTOR. (FAE suggest to NC 5/21)

DACC UNUSED. TERMINATED TO GND WITH 75 OHM RESISTOR. (FAE suggest to NC 5/21)




DACA	VGA-CRT	I2CA
DACA-RED	R	
DACA-GREEN	G	
DACA-BLUE	B	
DACA-HSYNC	HSYNC	
DACA-VSYNC	VSYNC	
	VGA-DCLK	ScL
	VGA-D0DATA	SdA





MIRROR TABLE



MF STATE		SIGNAL
LOW	HIGH	
H3	H10	RAS#
F4	F9	CAS#
H9	H4	WE#
F9	F4	CS#
H4	H9	CKE
H2	H11	A1
K3	K10	A2
M4	M9	A3
K9	K4	A4
H11	H10	A5
K11	K10	A6
M9	M4	A7
K2	K11	A8
L4	L9	A9
H9	H4	A10
H10	H3	BA0
		BA1
		BA2


- FBAD[0:63] 39
- FBADQM[7:0] 39
- FBARDQS[7:0] 39
- FBAWDQS[7:0] 39








7/19 FAE Suggest: Ball to termination resistor trace length < 75ps



















FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title		
SUBWOOFER AMP		
Size	Document Number	Rev
B	M630/M640	SA
Date:	Monday, July 23, 2007	Sheet 51 of 71





Array Microphone To AEC DVT change to 6pin

Adaptor
19.5V
M630 : 120W
M640 : 150W

DCBATOUT

**MAXIM
MAX8734A+
Switch Mode
For System**

ON5
ON3

LD05
LD03
PGOOD

System

+5VALW / 7A

RUN_ON

N-Channel
MOSFET

+5VRUN_TV

+5VRUN

+5V_S3_SUS

System

+3VALW / 8A

RUN_ON

N-Channel
MOSFET

+3VRUN

+3VRUN_TV

+3V_S3_SUS

+SVALW_LD0
+ECVCC
ALW_PWRGD 31,35,36

RUN_ON

RUN_ON

SUS_ON

ALW_ON

DCBATOUT

**SEMTECH
SC486
Switch Mode
For DDR2**

PGOOD

EN/PSV
VTTEN

REF

_SUS_PWRGD

+1_8V_S3_SUS/15.0A

RUN_ON2

N-Channel
MOSFET

+1_8VRUN/5.7A

+0_9V_S3_SUS/3.0A

_DDRIMM_VREF

RUN_ON1

G966 LD0

PEX_VDD(1.2V)/2.0A

SUS_ON

RUN_ON1

DCBATOUT

**02 Micro
0Z811
Switch Mode
For System**

ON/SKIP

PGOOD

+1_05VRUN/9.7A

RUN_ON

G966 LD0

+1_25VRUN/1.5A

RUN_ON1

SC339
LD0 DRIVER

+1_5VRUN/3.6A

RUN_ON1

DCBATOUT

**INTERSIL
ISL6262A
Switch Mode
For CPU Core**

CLKEN#
SHDN#

IMVP_OK

VHCORE/44A

_CLK_EN#

_VR_PWROK

IMVP_VR_ON

DCBATOUT

**02 Micro
0Z811
Switch Mode
For VgAcCoreor
NB core power VGFX**

ON/SKIP

PGOOD

NV_VDD(1.1V)/16A

_RUN_PWRGD_NV

RUN_ON1

DCBATOUT

**MAXIM
MAX8546
Switch Mode
For 12V**

COMP/EN

+5VRUN

N-Channel
MOSFET

+5VRUN_HDD

HDD2_ON

+12VRUN/8A

N-Channel
MOSFET

+12VRUN_HDD

RUN_ON_A

**NB core power VGFX
VGFX(1.05V or 1.2V)**

7A

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title **POWER BLOCK DIAGRAM**

Size A3 Document Number **M630/M640** Rev SA

Date: Wednesday, July 11, 2007 Sheet 56 of 71

System over power protection set
AC_OFF_3# active at 110%

MS630/120W MS640/150W
PR214 =30K PR201=39K
PR215 =12K ==>132W PR203=22K ==>165W

DVT: change mainsource

Control ACIN OCP protect

Design for
DC in OVP


Design for
DC in UVP


8A


PQ65 for M640 and
M630 H Only

Stuff PQ64 when
M630 with
external VGA

$V_{out} = GAIN * I_{load} * R_{sense}$
For MS630/M640
Total Power Detect








GPIO TABLE			
	I/O	Inter pull low	
GPIO5	0	Yes	GPU Voltage H: NVDD=1.238V GPU Voltage L: NVDD=1.152V





VGA PCIE POWER

PEX_VDD = 1V2/2A


$$V0=0.8(R1+R2)/R2=1.208V$$



DVT : improve Adapter out 12V leakage





PVT 5/31 Add 2 close GAP



For 2nd SATA HDD


DVT : mount PR1, NC PQ1, PR2, PQ2, PQ3, PR11, PQ7 for cost down











PWLIMIT
System power saving mode set
PWLIMIT active at 95%

MS630 120W	MS640
PR216 =30K	PR182=22K
PR183 =10K ==>114W	PR183=10K ==>140W





FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title			
HOLE/BOSS PAD			
Size	Document Number		Rev
B	M630/M640		S
Date:	Wednesday, July 11, 2007	Sheet	68 of 71

