




SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC	
UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC	
NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER	
BQ24745RHDR 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC	
RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S5	1V_VGA_S0 1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1D5V_VGA_S0 3D3V_VGA_S0


PCB LAYER	
L1:Top L2:VCC L3:Signal	L4:Signal L5:GND L6:Bottom


Note:
Lane reversal does not apply to
FDI sideband signals.


Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k Ω pull-Up resistor on the motherboard.











PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless



B4:VREF_DQ CHA




Title		
Size	Document Number	Rev
Date:	Sheet	

POWER

PROCESSOR CORE POWER

53A




VCC_CORE

SANDY

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

CORE SUPPLY


SVID



For CRB VIDSOUT need to pull high 130 ohm closr to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU


H_CPU_SVIDDAT R804 130R2F-1-GP

SENSE LINES





Title		
Size	Document Number	Rev
Date	Sheet	

R906, R907 close to CPU






Title		
Size	Document Number	Rev
Date:	Sheet	






SSID = MEMORY




Layout Note:
Place these Caps near
SO-DIMMB.



DM2
DDR3-204P-126-GP
62.10024.D41



2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51

Title			
Size	Document Number		Rev
Date:	Sheet		



L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Impedance: 90 ohm





Cougar Point

Digital Display Interface

CRT

COUGAR-GP-U2-NF



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected


Close to PCH side

Impedance: 100 ohm

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMI_B_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_B_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_B_CTRLDATA
	DDPB_0N	SDVO_RED	DDPB_0N	TMDSB_DATA2
	DDPB_0P	SDVO_RED#	DDPB_0P	TMDSB_DATA2#
	DDPB_1N	SDVO_GREEN	DDPB_1N	TMDSB_DATA1
	DDPB_1P	SDVO_GREEN#	DDPB_1P	TMDSB_DATA1#

SSID = PCH




A16 swap override Strap/Top-Block Swap Override jumper


PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
SPI(Default)		



OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

Title		
Size	Document Number	Rev
Date:	Sheet	

SSID = PCH

4 DMI_RXN[3:0] <<<>>> 4
4 DMI_RXP[3:0] <<<>>> 4
4 DMI_TXN[3:0] <<<>>> 4
4 DMI_TXP[3:0] <<<>>> 4

FDI_TXN[7:0] 4
FDI_TXP[7:0] 4

PCH1C

3 OF 10

Cougar
Point

DMI

FDI

4 DMI_RXN0 <<<>>> BC24 DMI0RXN
4 DMI_RXN1 <<<>>> BE20 DMI1RXN
4 DMI_RXN2 <<<>>> BG18 DMI2RXN
4 DMI_RXN3 <<<>>> BG20 DMI3RXN
4 DMI_RXP0 <<<>>> BE24 DMI0RXP
4 DMI_RXP1 <<<>>> BC20 DMI1RXP
4 DMI_RXP2 <<<>>> BJ18 DMI2RXP
4 DMI_RXP3 <<<>>> BJ20 DMI3RXP
4 DMI_TXN0 <<<>>> AW24 DMI0TXN
4 DMI_TXN1 <<<>>> AW20 DMI1TXN
4 DMI_TXN2 <<<>>> BB18 DMI2TXN
4 DMI_TXN3 <<<>>> AV18 DMI3TXN
4 DMI_TXP0 <<<>>> AY24 DMI0TXP
4 DMI_TXP1 <<<>>> AY20 DMI1TXP
4 DMI_TXP2 <<<>>> AY18 DMI2TXP
4 DMI_TXP3 <<<>>> AU18 DMI3TXP

FDI_TXN0 4
FDI_TXN1 4
FDI_TXN2 4
FDI_TXN3 4
FDI_TXN4 4
FDI_TXN5 4
FDI_TXN6 4
FDI_TXN7 4
FDI_TXP0 4
FDI_TXP1 4
FDI_TXP2 4
FDI_TXP3 4
FDI_TXP4 4
FDI_TXP5 4
FDI_TXP6 4
FDI_TXP7 4


FDI_INT 4
FDI_FSYNC0 4
FDI_FSYNC1 4
FDI_LSYNC0 4
FDI_LSYNC1 4

DSWVRMEN A18 DSWODVREN
DPWROK E22 PCH_DPWROK
WAKE# B9 <<< PCIE_WAKE# 31,65,66,82
CLKRUN#/GPIO32 N3 <<< PM_CLKRUN# 27
SUS_STAT#/GPIO61 G8
SUSCLK#/GPIO62 N14 <<< PCH_SUSCLK_KBC 27
SLP_S5#/GPIO63 D10
SLP_S4# H4 <<< PM_SLP_S4# 27,46
SLP_S3# F4 <<< PM_SLP_S3# 27,36,37,47,92
SLP_A# G10
SLP_SUS# G16
PMSYNCH AP14 <<< H_PM_SYNC 5
SLP_LAN#/GPIO29 K14

System Power Management


SUSACK# C12
SYS_RESET# K3
SYS_PWROK P12
PWROK L22
APWROK L10
DRAMPWROK B13
RSMRST# C21
SUSWARN#/SUSPWRDNACK/GPIO30 K16
PWRBTN# E20
ACPRESENT/H20 GPIO31
BATLOW# E10
PM_RI# A10
COUGAR-GP-U2-NF

S0_PWR_GOOD after PM_SLP_S3# delay 200 ms





PCIE_WAKE#
CRB : 1K
CEKLT: 10K

PWRBTN#
This signal has an internal pull-up resistor




Deep S4/S5 Supported

Deep S4/S5 Not Supported




DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled


SB modify




Title		
Size	Document Number	Rev
Date:	Sheet	




SSID = PCH





SSID = PCH




Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date:	Sheet	






ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9




Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date	Sheet	


Power Sequence



ANNIE Run Power




-1 co-layout SLG55221




-1 modify R3621,D3602 to DY

SB modify part number

1D5V_S0
MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A






Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:	Sheet	

DCIN1
ACES-CON5-14-GP
20.F1701.005
2nd = 20.F1763.005




Title		
Size	Document Number	Rev
Date:	Sheet	





Title		
Size	Document Number	Rev
Date:	Sheet	



AD+ total power	R1	R2	AD+ total power		
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			



Title		
Size	Document Number	Rev
Date:	Sheet	










Title		
Size	Document Number	Rev
Date	Sheet	


TPS51218D for 1D05V



DY



2nd source 還未導入 74.08237.073



Freq=360KHz

20100728
Id=19.4A
Qg=16.8~25.5nC
Rdson=4.9~6.1mohm

20100728
Id=12.9A
Qg=9.8~15nC
Rdson=10.3~12.4mohm

Mag. 0.56uH 10*10*4
DCR=1.6~1.8mohm
Idc=25A, Isat=40A

Iomax=14A
OCP>21A

20100906

Mag. 0.56uH 10*10*4
DCR=1.6~1.8mohm
Idc=25A, Isat=40A

2nd = 68.R5610.10P

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H




2nd = 68.R5610.20H

2nd = 68.R5610.20H

2nd = 68.R5610.20H

Title		
Size	Document Number	Rev
Date:	Sheet	


SSID = PWR.Plane.Regulator_1p5v0p75v



Title			
Size	Document Number		Rev
Date	Sheet		

SSID = PWR.Plane.Regulator_1p8v


RT9025 for 1D8V_S0



Title		
Size	Document Number	Rev
Date:		Sheet

APL5916 for VCCSA

SB modify 2K2 for no run code




The diagram illustrates the pin connections for the LCD1 PS-CON30-GP connector (20.F1816.030). The connector has 30 pins, numbered 1 to 30. The connections are as follows:

- Pin 1:** DBC EN C
- Pin 2:** BLON OUT C
- Pin 3:** LCD BRIGHTNESS
- Pin 4:** USB_CAMERA 1
- Pin 5:** USB_CAMERA 1
- Pin 6:** 3D3V_CAMERA_S0
- Pin 7:** R4908
- Pin 8:** Do Not Stuff
- Pin 9:** Do Not Stuff
- Pin 10:** USB_PN12 18
- Pin 11:** USB_PP12 18
- Pin 12:** For camera GND
- Pin 13:** LVDSA_CLK_R 94
- Pin 14:** LVDSA_CLK_R# 94
- Pin 15:** LVDSA_DATA2_R 94
- Pin 16:** LVDSA_DATA2_R# 94
- Pin 17:** LVDSA_DATA1_R 94
- Pin 18:** LVDSA_DATA1_R# 94
- Pin 19:** LVDSA_DATA0_R 94
- Pin 20:** LVDSA_DATA0_R# 94
- Pin 21:** LVDS_DDC_DATA 94
- Pin 22:** LVDS_DDC_CLK 94
- Pin 23:** 3D3V_S0
- Pin 24:** LCDVDD
- Pin 25:** C4901
- Pin 26:** SCD1U10V2KX-5GP
- Pin 27:** C4902
- Pin 28:** SC1U6D3V2KX-GP
- Pin 29:** INT_MIC_L_R 29,97
- Pin 30:** EC4906

Additional components and labels include:

- DCBATOUT_LCD** (Pin 1)
- NP1** (Pin 31)
- NP2** (Pin 32)
- LCD1 PS-CON30-GP 20.F1816.030** (Connector label)
- TP4901Do Not Stuff** (Pin 1)
- 33P212-GP** (Pin 2)
- R4902** (Pin 3)
- EC4906** (Pin 30)
- Do Not Stuff** (Pin 12)
- For camera GND** (Pin 12)
- Analogy Microphone 0719** (Pin 29)
- DY** (Pin 30)

LCD POWER for ANNIE



DCBATOUT_LCD

F4901
POLYSW-1D1A24V-GP-U
69.50007.A31
2nd = 69.50007.A41

DCBATOUT

R4901 100k

R4902 10k

C4903 100nF

C4904 100nF

C4905 100nF

SCAD7U25V6KX-GP

SCAP50V2KX-1GP

SCD1U50V3KX-GP

F4902
FUSE-1D1A6V-4GP-U

3D3V_S0

69.50007.691
2ND = 69.50007.771

3D3V_CAMERA_S0

EC4903

C4903

SC10UBD3V5MX-3GP

Do Not Stuff









Diagram illustrating the connection of LCD brightness control lines (LVDSA CLK R#) to three EC components (EC4904, EC4905, EC4902) via a common bus. Each component has a 'Do Not Stuff' label and a pin labeled 'DY'.




Title		
Size	Document Number	Rev
Date:	Sheet	



Page 10 of 10

UMA_Muxless : default setting used PS8101. if don't used PS8101
please change C5103~C5110 to 0 ohm resistor


HDMI DISCRETE/ UMA Co-lay



0806 SB Cap change schematic to Page 84



**HDMI CONN**

Title		
Size	Document Number	Rev
Date:	Sheet	



ODD Connector

ODD1
SKT-SATA7P-6P-90-GP
22.10300.C11




0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD

SB modify part number




Title		
Size	Document Number	Rev
Date:	Sheet	

GIGA Lan Transformer






LAN MDI Off-Page



XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B




XF5902
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B






SB modiyf Pin9 Pin10 SWAP



SB modify For EMI




Title		
Size	Document Number	Rev
Date	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet




Bluetooth Module conn.

ANNIE Bluetooth Module




Title		
Size	Document Number	Rev
Date:		Sheet


Mini Card Connector(802.11a/b/g/n)



SB modify for SIV



RF suggestion






Title		
Size	Document Number	Rev
Date	Sheet	



Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN




RF suggestion




Title		
Size	Document Number	Rev
Date:		Sheet


Power button LED






Power STDBY_LED





Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)




SATA HDD LED



WLAN_LED




3G LED



Title		
Size	Document Number	Rev
Date:	Sheet	





Internal KeyBoard Connector




MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

26 **K/B** 1 **SB to -1 modify Part number**




TOUCH PAD




FFC 異面

Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date:		Sheet




Title		
Size	Document Number	Rev
Date:	Sheet	

SD/XD/MS Card Reader



Title		
Size	Document Number	Rev
Date:	Sheet	



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

R8105
Do Not Stuff

AUD_AGND

1D5V_S3

29 EXT_MIC_JD#
29 MIC_IN_R
29 MIC_IN_L

19,31,65,66 PCIE_WAKE#
18 USB30_SMI#

29 COMBO_MIC
29 AUD_HP1_JACK_R2
29 AUD_HP1_JD#
29 AUD_HP1_JACK_L2

18 USB_PN8
18 USB_PP8

27,61 USB_PWR_EN#

5,18,27,31,36,65,66,71,97 PLT_RST#


3D3V_S5

20 USB3_PEGB_CLKREQ#

5V_S5

USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010




RF_CN1
ACES-CON2-11-GP
20.F0772.002



BAE40

27 Wireless_SW


Title		
Size	Document Number	Rev
Date: Sheet		



LVDS Interface



SB modify connector to IFPCDE_PLLVDD_PWR




Under GPU.


SB modify connector to IFPC_IOVDD_PWR

SA R8412, R8413 change DY
SB R8412, R8413 change delete


HDMI Interface



Under GPU.




X7R, Under GPU.







DG requires X7R for 1uF and 4.7uF as well.


Title		
Size	Document Number	Rev
Date:	Sheet	





Title		
Size	Document Number	Rev
Date: Sheet		




Title		
Size	Document Number	Rev
Date	Sheet	








+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0




SB modify to 84.03006.A37

1.05V to 1.05V_VGA_S0 Transfer




+3VS to 1.8V Transfer










1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.





-1 co-layout SLG55221




Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet




Title		
Size	Document Number	Rev
Date:	Sheet	









SB to -1 BOM add SPR2


-2 delete SPR5





Change:34.40V16.001






CPU




VGA



3G Sku




Check test point



Test Point放在Dimm Door打開可量測處

Title		
Size	Document Number	Rev
Date	Sheet	






(AC mode)

The diagram illustrates the timing sequence for S3 reduction, starting from the initial state and proceeding through various power and clock transitions. Key events include:

- Initial State:** RTC_VCC, PCH_RTCKST#, +PWR_SRC, +3.3V_RTC_LDO, SS_ENABLE, +5V_ALW, +3.3V_ALW, +5V_ALW_PCH_VCCSREFSUS, +15V_ALW, 3V_SV_POK, SUS_PWR_DN_ACK, PCH_RSMST#(EC Delay 40ms), PCH_SUSCLK_KBC, AC_PRESENT_EC.
- Press Power button:** AC_KBC_PWRBTN_EC#, KBC_PWRBTN_EC# GPIO3, AC_PM_PWRBTN#, KBC GPIO84 to PCH, AC_PM_PWRBTN#, PM_SLP_S4#, PM_SLP_S3#, PM_LAN_ENABLE, +3.3V_LAN, +1.5V_SUS, +V_DDR_REF(0.9V), +5V_RUN, +3.3V_RUN, +5V_PCH_VCCSREF, +1.5V_RUN, +1.0V_RUN, GFX_CORE_EN(Discrete only)-----Delay 5ms, +VGA_CORE(Discrete only), 1.0V_RUN_VGA_EN(Discrete only)-----Delay 4ms, 1.0V_RUN_VGA(Discrete only), 1.0V_VGA_RUN_EN(Discrete only)-----Delay 5ms, 1.0V_VGA_RUN(Discrete only), +3.3V_RUN_VGA_EN(Discrete only)-->DV reserved, +3.3V_RUN_VGA(Discrete only) -->Reserved for sequence.
- Power Transitions:** RUN_PWROK, +1.05V_VTT, 1.5CPU_1.05VTT_PWRGD(after delay 1ms GPI96-VDDPWRGD000_EC output for s3 reduction), +0.75V_DDR_VTT, H_VTTPWRGD, +1.05V_VTT, GFX_VR_EN(UMA only), +CPU_GFX_CORE(UMA only).
- CPU Core Power:** CPU to TP551611, KBC GPIO53 to ISL62883, CPU CORE Power, CLK_IN_BCLK(from CK585) stable, CLK_CPU_BCLK, CK_PWRGD, IMVP_PWRGD, IMVP_PWRGD, PM_PWROK, +1.5V_RUN_CPU, H_VTTPWRGD, PM_PWROK, +VCC_CORE, H_PWRGD, PLT_RST#, PLTRST_DELAY#, H_CURST#.
- Other Signals:** KBC GPIO36 control, TP551125 to KBC GPIO46, PCH to KBC GPIO94, KBC GPIO43 to PCH, PCH to KBC GPIO00, KBC GPIO71 to RT8208B, KBC GPIO30 to APL5930, KBC GPIO66 to APL5930, KBC GPIO95, TP551218 to KBC GPIO3, KBC LRESET#, KBC GPIO45.


red word: KBC GPIO






Title		
Size	Document Number	Rev
Date:	Sheet	

KBC SMBus Block Diagram




Title			
Size	Document Number		Rev
Date	Sheet		

Thermal Block Diagram



Audio Block Diagram



Title		
Size	Document Number	Rev
Date:	Sheet	