




TA7 BLOCK DIAGRAM

Merom / Crestline / ICH8-M






Discrete

UMA & Discrete setting
CLK Discrete / UMA

RP47	0	NC
RP46	NC	0
RP34	NC	0
RP35	0	NC



add R712 and R770
remove R363
for TI7412 change
Mika 2006/11/30

R770 R712 change value from 15 to 12.1
(CS01212FB14)
Mika 2007/01/05



R770 R712 change value from 12.1 to 22
(CS02202FB12)
Mika 2007/03/02

CPU Clock select

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

GCLK_SEL = FCTSEL1



FCTSEL1 (PIN6)	PIN13	PIN14	PIN17	PIN18
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCC1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS






Populate ITP700Flex for bringup

ITP700 layout guidelines			
Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm ± 5%	VCCP	Place the pull-up near CPU
TMS	39 ohm ± 1%	VCCP	Within 200ps of ITP connector
TRST#	500 to 600 ohm ± 5%	GND	Place the pull-up near CPU
TCK	27 ohm ± 1%	GND	Connect to TCK pin of CPU and then connect it to FB0 pin of ITP connector in daisy chain. Place the pull-down near TCK0 pin of ITP connector
TDO	51 ohm ± 5%	VCCP	Place the pull-up near CPU
RESET#	22.6 ohm ± 1% series resistor and pullup 51 ohm ± 1%.	VCCP	Connect to CPUSTR# pin of GMCH through the series resistor placed within 200ps of ITP connector. Place the pull-up after the series resistor from ITP connector.


CPU(Power)








<REV.NO. 0.5/REF.NO.19343>
 Ivcc Max 52A
 Ivccp Max 6A(VCCP supply before Vcc stable)
 Max 2A(VCCP supply after Vcc stable)
 Ivcca Max 130mA



Layout Note:
Route VCCSENSE and VSSSENSE traces at 27.4ohms and length matched to within 25 mil. Place PU and PD within 2 inch of CPU.







Santa Rosa Platform M0W WW15
For 4Gb DRAM support,
change Pin-BJ29 to DDR_A MA14,
change Pin-BE24 to DDR_B MA14.

CRESTLINE
new pin
define

Layout Note:
HSYNC/VSYNC serial R
place close to NB

add R773 R774 R775
Mika 2006/11/30

External VGA with @EV part,
Internal VGA with @IV part.

<design guide>
If no use DREFCLK and DREFCLK# PD






PROJECT : TA7
Quanta Computer Inc.


Size	Document Number	Rev
	GMCH DMI/VIDEO(2 of 6)	2A

Date: Friday, March 02, 2007

Sheet 6 of 49









Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port






Please these resistor
closely DIMMA, all
trace length<750 mil.



Please these resistor
closely DIMMB, all
trace length<750 mil.

DDR2 Thermal Sensor S0-DIMM 0 & 1**Uninstall**

A is required to route to Top SoDIMM for AMT to function. This will need to change for M08



RTC




Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R292, R286, R283 & R289 should equal distance to the T split trace point as R291, R285, R284 & R290 respectively. Basically, keep the same distance from T for all series termination resistors.



Distance between the ICH-8 M and cap on the "p" signal should be identical distance between the ICH-6 M and cap on the "N" signal for same pair.




SB Strap







ICH8M Internal VR Enable Strap
(Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)

Low = Internal VR Disabled
High = Internal VR Enabled(Default)



ICH8M LAN100 SLP Strap
(Internal VR for VccLAN1.05 and VccCL1.05)


Low = Internal VR Disabled
High = Internal VR Enabled(Default)








Layout Note:
Placement close SB L<2"

XOR Chain Entrance Strap


ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1



Place TX DC blocking caps close ICH8.




SB-PCI



Interrupt I/F




ICH8M REV 1.0





Reserved for EMI.
Place resistor and cap
close to ICH.




PCI Pullups













POWER
 +PCIE_VDDR=1.2V
 +VDD_MEM1.8V=1.8V
 +VGA_CORE=1.0-1.1V - M62S, M71S
 0.95-1.1V - M72S










DVPDATA_[3:0]	Vendor	Type	Vendor P/N
0000	Qimonda (Infineon)	16*16	HYB18T561618F-25
0001	Qimonda (Infineon)	32*16	HYB18T5121618F-25
0010	Hynix	16*16	HY5PS561621AFP-25
0011	Hynix	32*16	HY5PS1216218FP-25
0100	Samsung	16*16	K4N561630G-ZC25
0101	Samsung	32*16	K4N511630G-ZC25
0110	Reserved		
0111	Reserved		
1000	Reserved		
1001	Reserved		
1010	Reserved		
1011	Reserved		
1100	Samsung	64M (GDDR3)	
1101	Samsung	128M (GDDR3)	
1110	Hynix	64M (GDDR3)	
1111	Hynix	128M (GDDR3)	

add R779 10K pull down
Mika 2007/02/14



DVPDATA_[3:0]	Vendor	Type	Vendor P/N
0000	Qimonda (Infineon)	16*16	HYB18T561618F-25
0001	Qimonda (Infineon)	32*16	HYB18T5121618F-25
0010	Hynix	16*16	HY5PS561621AFP-25
0011	Hynix	32*16	HY5PS1216218FP-25
0100	Samsung	16*16	K4N561630G-ZC25
0101	Samsung	32*16	K4N511630G-ZC25
0110	Reserved		
0111	Reserved		
1000	Reserved		
1001	Reserved		
1010	Reserved		
1011	Reserved		
1100	Samsung	64M (GDDR3)	
1101	Samsung	128M (GDDR3)	
1110	Hynix	64M (GDDR3)	
1111	Hynix	128M (GDDR3)	






remove L23
for normal work
Mika 2006/11/30







STRAPS




GPIO_[13:12] is used to select the memory aperture size.
GPIO_[13:12] = 00: 128M memory aperture, same as ROM strap 00
GPIO_[13:12] = 01: 256M memory aperture, same as ROM strap 01
GPIO_[13:12] = 10: 64M memory aperture, same as ROM strap 10
GPIO_[13:12] = 11: reserved, same as ROM strap 11





CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	
			M62S, M71S	M72S
BIF_MSI_DIS	VID1	MESSAGE SIGNAL INTERRUPT ENABLED	0	0
BIF_64BAR_EN_A	VID5	64 BIT BARS DISABLED	0	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1	1
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS NOT MUXED OUT	0	0
PLL_IBIAS_RD_1:0	GPIO[6:5]	BIAS CURRENT FOR PCIE PHY PLL	X X	X X
ROMIDCFG(3:0)	GPIO[13:11:9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT		
VIP_DEVICE_STRAP_ENA	VSYN	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYN	VGA ENABLED	0	0
	GPIO8	Reserved		
	GPIO[2:3]	Reserved		
	H2SYN, V2SYN, GENERICC	Reserved		






DDR3 BGA MEMORY





[illegible]


UMA & Discrete setting		
LVDS Discrete / UMA		

R277	NC	1K
R276	1K	NC





CRT PORT



CRTVSYNC	C76	33P/50V 6
CRTHSYNC	C93	33P/50V 6
CRTDDCLK	C199	33P/50V 6
CRTDDCDATA	C217	33P/50V 6
CRTRED	C141	*10P/50V 6
CRTGREEN	C143	*10P/50V 6
CRTBLUE	C140	*10P/50V 6

PLACE CLOSE TO CONNECT


CRT Discrete / UMA

R130 75R 150R

R131 75R 150R

R129 75R 150R

Termination Resistor




SEL	FUNCTION(COM)
LOW	IN_x0
HIGH	IN_x1


LAN

JKCLK Pin	0MHz
Power down	5MHz
10Mbps	50MHz
100Mbps	62.5MHz
1000Mbps	

Layout Note:
Place series resistor close to LAN controller.

























Layout Note:
Place the resistors less than 1" from LAN controller.



Test Mode Enable
Strap low for normal operation
82566 100-200 pull down for normal operation
82562 200 pull down for normal operation





82562V and 82566MM
R245, R254 NC



82566MM
1. R232-R235, R237-R240 --- 49.9F (CS04992FB31).
2. C330-C333 --- 0.1U.




add R781 30 ohm
for Intel suggestion
Mika 2007/02/14

Link Speed	1000Mbps	Running	GLCI	Running
	100Mbps	Running		Idle
	10Mbps	Running		Idle
	No Link	Running or power down		Power down






Energy Detect circuitry




16Mbit (2M Byte), SPI iAMT


Layout Note:
Place R471, R498, R534 within 500 mils from SPI
Flash. Place R567 within 500mils from R534;
R520 within 500mils from R498 and R570 within
500mils from R471.




change RICO R5C843 to TI 7412 for customer request
Mika 2006/11/30







change RICO R5C843 to TI 7412 for customer request
Mika 2006/11/30




Audio codec



AUDIO AMPLIFIER




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB





```
remove Q37 Q38 R438 R446 U45
add R448 R705 R780
change R437 R441 to 0ohm
change C551 C564 C569 C570 to 1U
solve audio bo sound Mika 2007/02/14
```



Headphone out



L50 L52 P/N change to 0_0603(CS00003F916)
MIKA 2007/01/04




INT. Mic





change +3.3V_WLAN to +3.3V
del R477 R473
Q41 Q19 change +3.3V_LAN to +3.3V_SUS
Mika 2007/02/26

MiniCard WLAN connector 1




del R491 R486 Q39 Q40
and directly connect both signal
Mika 2007/02/26

add R786 R787 for select power
Mika 2007/02/26




del R542 R538 Q42 Q43
and directly connect both signal
Mika 2007/02/26


add R788 R789 for select power
add C915 for WWAN3VAUX
Mika 2007/02/26





MiniCard WWAN connector 2










add R771 R772
for Debug card used
Mika 2006/11/30








LBAY ID STATUS		
LEFT BAYID1	LEFT BAYID0	STATUS
0	0	Reserve
0	1	ODD
1	0	Reserve
1	1	Reserve











change FAN type from
Analog to PWM
Mika 2006/12/26


FINGER PRINT CONN










KEYBOARD





TOUCHPAD CONN






add C912 C913 C914
from C.S suggestion
Mika 2007/02/26








PROJECT : TA7
Quanta Computer Inc.

Size	Document Number	Rev
	BATT SELECTOR	1A
Date:	Friday, March 02, 2007	Sheet 42 of 49



Maximum current: 18.87A
OCP: 20A


C-Test


C-Test

C-Test


If OCP=20A <-----Electrical load
Vin=19V ; Vo=1.8V ; Fsw=300K
Inductor ripple current=(Vin-Vo)*D/(L*Fsw)=3.6A
Vth(phase-ground)=Io*Rds(on)=(20-3.6/2)*(4.8mOhm/2)=43.6mV
V(ILIM)=10*Vth=0.436V

If PR123=10.7K ; VREF=2V/50uA
PR121=PR123*[VREF-V(ILIM)]/V(ILIM)=10.7K*(2-0.436)/0.436~38.3K








$$V_{out} = 0.8(1 + R1/R2) = 0.8(1 + 17.8K/20K) = 1.512V$$



For Discrete M71S Model Only



PROJECT : TA7
Quanta Computer Inc.

Size	Document Number	Rev
	+2.5V/3VS5/5VS5	1A
Date:	Friday, March 02, 2007	Sheet 48 of 49

