


SJM30-CS Block Diagram



Project code:91.4HR01.001
PCBA :55.4HR01.M06G
PCB P/N :48.4HR01.021
REVISION :-2

SYSTEM DC/DC RT8223B	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 46
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 47
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 48
SYSTEM DC/DC ISL62881	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 51
CPU DC/DC RT8152D	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 44
INTERSIL CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 50

PCB STACKUP

TOP	_____
GND	_____
S	_____
VCC	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SJM30-CS

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size	Document Number
Custom	SJM30-CS
Date	Rev
Wednesday, April 14, 2010	-2
Sheet 1 of 67	

PCH
Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SD0	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPI015	Weak internal pull-down. Do not pull high.
GPI08	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

PCIE Routing


LANE1	LAN
LANE2	MiniCard1
LANE4	MiniCard2

USB Table


Pair	Device
0	USB3
1	USB2
2	NC
3	MINICARD1
4	WECAM
5	SIM CARD
6	NC
7	NC
8	NC
9	USB1 (HS)
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader

SJM30-CS

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Table of Content			
Size A3	Document Number	Rev	
SJ30-CS		-2	
Date: Wednesday, March 31, 2010		Sheet 2	of 67



71.93197.B03
2ND = 71.08595.003





FSC	0	1
SPEED	133MHz (Default)	100MHz


84.2N702.D31



For Graphics Disable , Pull-down to GND via 1-k $\pm$ 5% resistor







H_VID -1

Clarksville H_VTTVID1 = Low, VTT = 1.1V
Auburndale H_VTTVID1 = High, VTT = 1.05V

1.8V

POWER

Please note that the VTT Rail
Values are Auburndale
VTT=1.05V; Clarksville
VTT=1.1V

SJM30-CS

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU 4 of 8

Size
A3

Document Number


SJM30-CS

Rev

-2

Date: Tuesday, April 06, 2010

Sheet 7 of 67







Do remove and dummy these CAPs

POWER
CPU CORE SUPPLY

SB

AUBURNDAL-1-GP-U3-NF

SJM30-CS



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled


CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...


CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port


CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.


SJM30-CS

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CPU 7 of 8	
Size A3	Document Number	SJM30-CS	Rev -2
Date: Wednesday, March 31, 2010	Sheet	10	of 67










SB 0811



SJM30-CS

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

LAYOUT SWAP

Pin 5: M_RI# (Purple)

Pin 6: EC_SWI# (Red)

Pin 7: PCH_GPIO60 (Orange)





Pin 8: 3D3V_S5 (Green)

PCH_GPIO45

Pin configuration diagram for the SRN10KJ-L3-GP component. The component is shown as a rectangular package with pins numbered 1 through 10. The pins are connected to various signals:

- Pin 1: PCH_GPIO0
- Pin 2: EC_SMI#
- Pin 3: dGPU_EDID
- Pin 4: EC_SCI#
- Pin 5: 3D3V_S0
- Pin 6: (unlabeled)
- Pin 7: PX_HDMI#
- Pin 8: STP_PCH#
- Pin 9: PCH_GPIO22
- Pin 10: 3D3V_S0

The component is labeled SRN10KJ-L3-GP and features the GP logo.





SB

DGPU_HOLD_RST# R245 10KR2J-3-GP

DGPU_PWR_EN# 1 10KR2J-3-GP R504

```
UMA(H)_DISCRETE(L)# if GPI 37 H POST with two GPUs#
Optimus(H)_SG(L)# if GPI37 L H: one GPU
L: two GPUs
```


```
Ventura_Support#
H: non-support
L: support
```






SJM30-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH 7 of 9	
Size	Document Number	SJM30-CS	
A3		Rev	
		-2	
Date:	Wednesday, March 31, 2010	Sheet	18 of 67









Layout Note:
Place these Caps near
SO-DIMMA.


SODIMM A DECOUPLING












SJM30-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DDR3 SODIMM1		
Size	Document Number	Rev
C	SJM30-CS	-2
Date: Tuesday, April 06, 2010	Sheet 21 of 67	





LVDS

FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

CRT


$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

SJM30-CS


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

PX SWITCH		
Size	Document Number	Rev
Custom	SJM30-CS	-2
Date:	Tuesday, April 06, 2010	Sheet 23 of 67



Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



CRT I/F & CONNECTOR




Hsync & Vsync level shift



dGPU EDID:
L=>B0 -DIS
H=>B1 -UMA







DDC_CLK & DATA level shift



SJM30-CS


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT conn		
Size	Document Number	Rev
Custom	SJM30-CS	-2
Date: Tuesday, April 06, 2010		Sheet 25 of 67




PC0, PC1 TMD5 inputs equalization control, internal pull-down at ~30kohm
00 : 8dB, 01 : 4dB, 10 : 12dB, 11 : 0dB

71.P8101.003
2ND = 71.03411.D03
3RD = 71.03360.A0K







OE# Pul-High to enable power down mode

BLUETOOTH MODULE










EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request





Close to LAN_AR8131



SJM30-CS

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
LAN AR8131L			
Size	Document Number	Rev	
A3	SJM30-CS	-2	
Date: Tuesday, April 06, 2010		Sheet	30 of 67

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

GIGA Lan Transformer


XF1





30 AVDD_CEN >>> AVDD_CEN

LAN Connector


30 10M/100M/1G_LED#



LED COLOR
 9(+) 10(-) :: GREEN
 11(+) 12(-) :: ORANGE
 Green, behavior is the same for 10/100/1000 bits
 Yellow, when LAN is transferring data.



SJM30-CS



SJM30-CS



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO CX20672			
Size Custom	Document Number	SJM30-CS	Rev -2
Date:	Tuesday, April 06, 2010	Sheet 32 of 67	

	5		4		3		2		1
D									
C									
B									
A									

SJM30-CS


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVER			
Size	Document Number		Rev
A3	SJM30-CS		-2
Date:	Wednesday, March 31, 2010		
	Sheet	33	of 67
		1	

Internal Speaker








SJM30-CS





緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO SPKR CONN			
Size A4	Document Number SJM30-CS		Rev -2
Date:	Tuesday, April 06, 2010	Sheet 34 of	67




SJM30-CS

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CARDREADER BD CONN			
Size	Document Number	Rev	
A3	SJM30-CS	-2	
Date:	Tuesday, April 06, 2010	Sheet	35 of 67





TOUCH PAD









PIN	SIGNAL
1	VDD (5V FOR PS2 AND LED)
2	VDD (3.3V FOR CAPACITOR SENSOR)
3	CLK
4	DATA
5	GND
6	LED ON/OFF Control

Need confirm

SJM30-CS


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Touch Pad			
Size A3	Document Number SJM30-CS	Rev -2	
Date: Tuesday, April 06, 2010	Sheet 40 of 67		




SJM30-CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	LED and PWR BTN
Size	Document Number
Custom	SJM30-CS
Date	Tuesday, April 06, 2010
Sheet	41 of 67
Rev	-2


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V



Charger BQ24745







Adapter



SJM30-CS

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Power Block Diagram			
Size	Document Number	SJM30-CS	
Date: Wednesday, March 31, 2010	Sheet	43	of 67
Rev		-2	



	5		4		3		2		1
D									
C									
B									
A									

SJM30-CS

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVER

Size

Document Number

SJM30-CS

Rev

-2

Date:


Wednesday, March 31, 2010

Sheet

45

of


67



	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

$$V_{out} = 2 * (1 + R1/R2)$$


RT8209E for 1D5V




SJM30-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8209E 1D5V			
Size	Document Number		Rev
	SJM30-CS		-2
Date:	Tuesday, April 06, 2010		Sheet 47 of 67



RT8209E for VCCP




84.07686.A37
2ND = 84.08030.037


Iomax=20A
OCP>30A

Vout=1.1054(Cal)


Vout=0.75*(1+R1/R2)





Freq=360KHz




84.2N702.A3F
2ND = 84.DM601.03F






SJM30-CS

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RT8015A 1D8V/RT9026 0D75			
Size	Document Number	SJM30-CS	Rev -2
Date:	Tuesday, April 06, 2010	Sheet 49 of	67



BATTERY CONNECTOR

















SJM30-CS

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **AD/BATT CONN**

Size	Document Number	Rev
	SJM30-CS	-2

Date: Tuesday, April 06, 2010 Sheet 53 of 67




Check test point



Test Point放在Dimm Door打開可量測處


SJM30-CS

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title AFTE_TP		
Size	Document Number	Rev
SJM30-CS		-2
Date: Tuesday, April 06, 2010	Sheet 55 of 67	





+1.5V to FBVDD Transfer

+1.05V to +1.05V_NV Transfer



+3VS to 3.3V_DELAY Transfer


3.3v (115mA)



SJM30-CS




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title	NV POWER		
Size	Document Number	SJM30-CS	Rev
Custom			-2
Date: Tuesday, April 06, 2010	Sheet	56	of 67






SA 0702

3D3V_S0_NV
FCM1508KF-221T05-GP
68.00217.741
DIS



NV_CRT_DDCCLK 25
NV_CRT_DDCDATA 25
NV_CRT_HSYNC 25
NV_CRT_VSYNC 25
NV_CRT_RED 23
NV_CRT_GREEN 23
NV_CRT_BLUE 23



SJM30-CS






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size A3
Date: Friday, April 09, 2010

Document Number
SJM30-CS

Rev
-2




Sheet 59 of 67



DIS
SJM30-CS


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
Size A3
Date: Tuesday, April 06, 2010
Sheet 60 of 67
N11P(4 of 6) IFP
Document Number
SJM30-CS
Rev
-2



SJM30-CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
N11P(6 of 6) POWER	
Size	Document Number
A3	SJM30-CS
Date:	Rev
Wednesday, March 31, 2010	-2
Sheet	of
62	67






A1	A0	SLAVE ADDRESS
GND	GND	1000000
GND	3D3V_S0	1000001
GND	SDA	1000010
GND	SCL	1000011
3D3V_S0	GND	1000100
3D3V_S0	3D3V_S0	1000101
3D3V_S0	SDA	1000110
3D3V_S0	SCL	1000111
SDA	GND	1001000
SDA	3D3V_S0	1001001
SDA	SDA	1001010
SDA	SCL	1001011
SCL	GND	1001100
SCL	3D3V_S0	1001101
SCL	SDA	1001110
SCL	SCL	1001111


1000010 (0x84h), WRITE
1000010 (0x85h), READ

SJM30-CS





SJM30-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Neihu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Modify History			
Size A2	Document Number SJM30-CS		Rev -2
Date Wednesday, March 31, 2010		Sheet 67	of 67