



MODEL NAME : *Viking 18*
PCB NO : *LA-9332P*
BOM P/N : *4619KU31L01*

Compal Confidential
Viking 18
Schematic Document
Rev: X02
2012-11-19
@ : Nopop Component

Security Classification	Compal Secret Data			Title	
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				perdfs\INCIS\SPEC\BAS40-04_SOT23-3.pdf	
Date: Friday, December 14, 2012				Sheet 1 of 56	



Security Classification		Compal Secret Data		Title	
Issued Date	2012/02/28	Deciphered Date	2013/02/27	Block Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9332P	0.1
Date: Friday, December 14, 2012		Sheet		2 of 58	



Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table

Board ID	PCB Revision
0	0.1 (SSI)
1	0.2 (PT)
2	0.3 (ST)
3	0.4 (QT)
4	1.0 (MP)
5	
6	
7	

USB 3.0 PORT	Connction
1	JUSB1 (Right side)
2	JUSB2 (Right side)
3	NA
4	NA
5	JUSB3 (Left side)
6	JUSB4 (Left side)


POWER STATES

State	Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0		HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M-OFF		LOW	HIGH		HIGH	LOW	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF		LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF		LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

PM TABLE

State	power plane	+5VALW +3VALW +3VLP +3V_PCH	+1.35V +1.05V	+5VS +3VS +1.5VS +1.05VS +0.675VS +3VMXM +5VMXM +VCC_CORE +1.35V_CPU_VDDQ
S0		ON	ON	ON
S3		ON	ON	OFF
S5 S4/AC		ON	OFF	OFF
S5 S4/AC don't exist		OFF	OFF	OFF

Symbol Note :




CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	MINI CARD-1 WLAN	CLKOUTFLEX0	None
	CLKOUT_PCIE1	MINI CARD-2 DMC	CLKOUTFLEX1	None
	CLKOUT_PCIE2	10/100/1G LAN	CLKOUTFLEX2	None
	CLKOUT_PCIE3	CARD READER	CLKOUTFLEX3	None
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_A	MXM		

SATAIII	DESTINATION
SATA0	HDD1
SATA1	HDD2
SATA2	ODD
SATA3	mSATA
SATA4/PCIE LANE1	MINI CARD-1 WLAN
SATA5/PCIE LANE2	MINI CARD-2 DMC


PCI EXPRESS	DESTINATION
Lane 1/USB3.0 Port 3	None
Lane 2/USB3.0 Port 4	None
Lane 3	10/100/1G LAN
Lane 4	CARD READER
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None

SMBUS Control Table


	SOURCE	WLAN	DMC	BATT	DIMM	6038	4028	Thermal Sensor	FFS	2136	VPK MCU	MXM	XDP	Charger	TP	mSATA
EC_SMB_CK1 EC_SMB_DA1	KB9012			V								V		V		
EC_SMB_CK2 EC_SMB_DA2	KB9012					V	V	V		V	V					
PCH_SMLCLK PCH_SML0DATA	PCH															
PCH_SML1CLK PCH_SML1DATA	PCH															
MEM_SMBCLK MEM_SMBDATA	PCH		V		V				V				V		V	V





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-9332P	Rev	0.1
			Date	Friday, December 14, 2012	Sheet	4 of 56





PEG_GTX_HRX_P0_15] 29.30
PEG_GTX_HRX_N0_15] 29.30
PEG_HTX_C_GRX_P0_15] 29.30
PEG_HTX_C_GRX_N0_15] 29.30



The schematic diagram illustrates the power plane for the CPU_VDDQ. It features several power and ground connections, including +3VALW, +3VALW, +1.35V_CPU_VDDQ, 1.35V_SUS_PWRGD, SYS_PWRCK, PM_DRAM_PWRGD_CPU, +3V_PCH, and RUN_ON_CPU1.5VS3#. The circuit includes various components such as capacitors (C97, C88, C156, C18, C4, C15, C14, C13), resistors (R18, R28, R14, R15, R16, R17, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100), and logic gates (U2, U3, U4, U5, U6, U7, U8, U9, U10, U11, U12, U13, U14, U15, U16, U17, U18, U19, U20, U21, U22, U23, U24, U25, U26, U27, U28, U29, U30, U31, U32, U33, U34, U35, U36, U37, U38, U39, U40, U41, U42, U43, U44, U45, U46, U47, U48, U49, U50, U51, U52, U53, U54, U55, U56, U57, U58, U59, U60, U61, U62, U63, U64, U65, U66, U67, U68, U69, U70, U71, U72, U73, U74, U75, U76, U77, U78, U79, U80, U81, U82, U83, U84, U85, U86, U87, U88, U89, U90, U91, U92, U93, U94, U95, U96, U97, U98, U99, U100). The diagram also shows various signal lines and their connections to the power plane.




For ESD concern, please put near CPU


[illegible]

SM_RCOMP0 RC45 1 2 100_0402 1%-D
SM_RCOMP1 RC55 1 2 75_0402 1%-D
SM_RCOMP2 RC49 1 2 100_0402 1%-D


CAD Note:
Trace width=12~15 mil, Spacing=20 mil
Max trace length= 500 mil



Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> CPU (2/7) PM,XDP,CLK	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9332P	Rev 0.1
				Date:	Friday, December 14, 2012
				Sheet	6 of 56



COMPENSATION PU FOR eDP




CAD Note: Trace width=20 mils ,Spacing=25mil,
Max length=100 mils.


HDMI

mDP

DMC




HPD INVERSION FOR EDP




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	CPU (4/7) FDI,eDP,DDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev 0.1
				Custom	LA-9332P	
				Date:		Friday, December 14, 2012


CFG STRAPS for CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed





Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port





PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training




+1.35V_CPU_VDDQ Source




SVID ALERT




SVID DATA





VCC_SENSE



VDDQ DECOUPLING




Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> CPU (6/7) PWR	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9332P	Rev 0.1
				Date:	Friday, December 14, 2012
				Sheet	10 of 56




JDIMMA H=9.2mm

14.7 DDR_A_DQS#(0..7) <<>>
 14.7 DDR_A_DQ(0..63) <<>>
 14.7 DDR_A_DQS(0..7) <<>>
 14.7 DDR_A_MA(0..15) <<>>

Layout Note:
Place near JDIMMA




Layout Note:
Place near JDIMMA.203,204




SA0	SA1	
1	0	DIMMA0
1	1	DIMMA1
0	0	DIMMA2
0	1	DIMMA3


All VREF traces should have 20 mil trace width



All VREF traces should have 20 mil trace width




JDIMMB H=5.2mm




SA0	SA1	
1	0	DIMA0
1	1	DIMB0
0	0	DIMA1
0	1	DIMB1


Security Classification	Compal Secret Data		Title		<i>Compal Electronics, Inc.</i>	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	DRRII DIMMB		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OR UNDER THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Custom	Document Number	Rev
					LA-9332P	0.1
Date:				Friday, December 14, 2012	Sheet	13 of 56

JDIMMD H=5.2mm







INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE
High - Enable Internal VRs
Low - Enable External VRs



NO REBOOT STRAP
DISABLED WHEN LOW (DEFAULT)
ENABLED WHEN HIGH





FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = DISABLED (DEFAULT)
HIGH = ENABLED








CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers

HDA_SYNC Isolation Circuit



HDA for Codec



SATA Impedance Compensation









CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MUST NOT BE TRANSFERRED FROM THE CUSTOMER TO THE COMPETITOR DIVISION OF ANY OTHER COMPANY OR TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




PCH (3/9) CLK
 Document Number
LA-9332P

Rev
0.1




Security Classification	Compal Secret Data			Title	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	PCH (4/9) SPI, SMBUS, LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9332P	0.1
				Date: Friday, December 14, 2012	Sheet 19 of 56








Config	GPIO16,49
USB X4,PCIEX8,SATAx6	11
USB X6,PCIEX8,SATAx4	01

Fixed Signals				Muxed Signals				Fixed Signals				Muxed Signals				Fixed Signals			
USB3_1	USB3_2	USB3_5	USB3_6	PCIE_1	PCIE_2	PCIE_3	PCIE_4	PCIE_5	PCIE_6	PCIE_7	PCIE_8	SATA_4	SATA_5	SATA_6	SATA_7	SATA_8	SATA_9	SATA_10	SATA_11
				(00)	(00)							(00)	(00)						
				USB3_3	USB3_4							PCIE_1	PCIE_2						
				(01)	(01)							(01)	(01)						










5		4		3		2		1	
D									

5		4		3		2		1	
D									
C									
B									
A									
								</	



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		A	
2010/08/25		2012/08/25		LA-9332P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1	
Date: Friday, December 14, 2012				Sheet 28 of 86	













02/21-109

04/06-118

UCLAMP0511P.TCT_SLP1006P2-2-D

04/06-118



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

MXMIII Connector (Slave)



LA-9332P

Friday, December 14, 2012


Sheet 30 of 56

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL. THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

CPU DP Redriver





MXM_MFG_SEL	GPU Source
0	NVIDIA
1	ATI





DGPU_SEL#	Chanel	Source
0	B1	GPU
1	B2	CPU

CPU/MXM AUX&LANE SW for mDP




DGPU_SEL#	Chanel	Source
0	NC	GPU
1	NO	CPU




Check BOM
0308 change to 0402 type

LT7 P/N: SM01000KM00


waiting to change new symbol
+3VS_DP Need apply CIS part



Mini DP CONN



S1	S0	1A	2A	Y
0	0	1B1	2B1	MXM_AUX
0	1	1B2	2B2	MXM_DDC
1	0	1B3	2B3	PCH_AUX
1	1	1B4	2B4	PCH_DDC




- For ATI/Nvidia GPU


For Intel CPU

5	4	3	2	1																																				
D				D																																				
C				C																																				
B				B																																				
A				A																																				
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td colspan="2">Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2012/05/14</td><td>Deciphered Date</td><td>2013/05/13</td><td>Title</td><td>eDP SW-CPU & MXM</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Document Number</td><td>LA-9332P</td></tr><tr><td colspan="4"></td><td>Date</td><td>Friday, December 14, 2012</td></tr><tr><td colspan="4"></td><td>Sheet</td><td>32 of 56</td></tr><tr><td colspan="4"></td><td>Rev</td><td>0.1</td></tr></table>					Security Classification		Compal Secret Data		Compal Electronics, Inc.		Issued Date	2012/05/14	Deciphered Date	2013/05/13	Title	eDP SW-CPU & MXM	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P					Date	Friday, December 14, 2012					Sheet	32 of 56					Rev	0.1
Security Classification		Compal Secret Data		Compal Electronics, Inc.																																				
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Title	eDP SW-CPU & MXM																																			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P																																			
				Date	Friday, December 14, 2012																																			
				Sheet	32 of 56																																			
				Rev	0.1																																			
5	4	3	2	1																																				


LCD POWER




Back light power




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9332P
				Date: Friday, December 14, 2012
				Sheet 33 of 56
				Rev 0.1



Security Classification		Compal Secret Data		Title	
Issued Date	2012/05/14	Deciphered Date	2013/05/13	<i>reserved</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				From Custom	Document Number LA-9332P
				Date: Friday, December 14, 2012	











HDMI Input/Output Connector






















SEL	OUTPUT
L	A
H	B

Security Classification	Compal Secret Data		Title		<i>Compal Electronics, Inc.</i>	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	HDMI In/Out SW/Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OR IN THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT BE USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No.	Document Number	Rev
				Date	LA-9332P	0.1
				Date	Friday, December 14, 2012	
				Sheet	36	of 56




PS8271
PEQ=L, Middle level receiving equalization selection
PEQ=H, High level receiving equalization selection
PEQ=M, Low level receiving equalization selection


PS121
When DDCBUF_EN# is HIGH, the DDC channel is disabled,
SCL/SDA and SCLZ/SDAZ are disconnected




HDMI_SW_DET	0	1
Y	IN1	IN2
	MXM	PCH



5	4	3	2	1
D				D
C				C
B				B
A				A
Security Classification Compal Secret Data Issued Date 2012/05/14 Deciphered Date 2013/05/13 Title Compal Electronics, Inc. THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJIN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Document Number LA-9332P Date Friday, December 14, 2012 Sheet 38 of 58 Rev 0.1				
5	4	3	2	1






Vendor advise reserve it


Pull-Low 100K

Security Classification		Compal Secret Data				
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Translator RTD2136R		
				Document Number		Rev
				LA-9332P		0.1
				Date:		
				Friday, December 14, 2012		Sheet 40 of 56


STDP6038 SW STDP4028 PCH/GPU AUX for LVDS




PCH/GPU MUX & 6038 MUX SW for LVDS



S1	S0	1A	2A	Y
0	0	1B1	2B1	HDMI IN (D)
0	1	1B2	2B2	DSC
1	0	1B3	2B3	HDMI IN (I)
1	1	1B4	2B4	UMA



S1	S0	1A	2A	Y
0	0	1B1	2B1	HDMI IN
0	1	1B2	2B2	DSC
1	0	1B3	2B3	HDMI IN
1	1	1B4	2B4	UMA



JLVD51

Pin	Signal	Notes
55	GND11	
54	GND10	
53	GND9	
52	GND8	
51	GND7	
50	GND6	
49	GND5	
48	GND4	
47	GND3	
46	GND2	
45	GND1	
44	TXOUT0-	
43	TXOUT0+	
42	TXOUT1-	
41	TXOUT1+	
40	TXOUT2-	
39	TXOUT2+	
38	TXCLK-	
37	TXCLK+	
36	TZOUT0-	
35	TZOUT0+	
34	TZOUT1-	
33	TZOUT1+	
32	TZOUT2-	
31	TZOUT2+	
30	TZCLK-	
29	TZCLK+	
28	INV_PWM	
27	DISPOFF#	
26	CAM_DET#	18
25	USB20_P12_CONV	
24	USB20_N12_CONV	
23	LVDS_CAB_DET#	21
22	DMIC_CLK	45
21	DMIC0	+3VS_CAM 45
20	I2CC_SDA	
19	I2CC_SCL	
18	LCD_TEST	43
17	LCDVDD_5V	
16	+3VS	
15	LCDVDD_3V	
14	INVPWR_B+	

CONN


W=60mils

W=80mils






IA5: ELT4515A-V009-D760

Size	Document Number	Rev
	LA-9332P	0.1
Date:	Friday, December 14, 2012	Sheet 42 of 56



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





BOARD ID Table		
Board ID	PCB Revision	Rb
0	0.1 (SSI)	0
1	0.2 (PT)	8.2K +/- 5%
2	0.3 (ST)	18K +/- 5%
3	0.4 (QT)	33K +/- 5%
4	1.0 (MP)	56K +/- 5%
5		100K +/- 5%
6		
7		



Security Classification	Compal Secret Data		
Issued Date	2012/05/14	Deciphered Date	2013/05/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Compal Electronics, Inc.		Title	
HID Audio ALC3661		Document Number	
		LA-9332P	
		Date: Friday, December 14, 2012	
		Sheet 45 of 56	




GAIN1	GAIN0	AV (inv)	INPUT IMPEDANCE
0	0	20dB	60Kohm
0	1	26dB	30Kohm
1	0	32dB	15Kohm
1	1	36dB	9Kohm




Speaker amp impedance of JBL is 4 ohm.



Woofer Amp Table

G1	G0	GAIN (dB)	Input Impedance (RL) (Kohm)
0	0	20	60
0	1	26	30
1	0	32	15
1	1	36	9









For 32dB design, RA24 populated and RA36 is depopulated.





DEVICE	SMBUS ADDRESS
MAXIM - LED	0100 000b
MAXIM - GPIO	0100 001b
I2C EEPROM	1010 000b





Pin 20:
PARADE PS8250B:
Reserve RN12
PERICOM P13EQX6741ST:
Mount RN46, Reserve RN12
ASMEDIA ASM1466:
Mount RN46, Reserve RN12

Pin 9:
PARADE PS8250B:
Reserve RN11
PERICOM P13EQX6741ST:
Reserve RN11
ASMEDIA ASM1466:
Mount RN11 to pull down

HDD_B_P0RE0 RN8 1 2 0.0402 5%
HDD_B_P0RE1 RN8 1 2 0.0402 5%
HDD_A_P0RE1 RN10 1 2 0.0402 5%
HDD_A_P0RE0 RN11 1 2 0.0402 5%
HDD_REXT_SATA RN12 1 2 5.1K 0.402 1%



Pin 20:
PARADE PS8250B:
Reserve RN49, Mount RN57
PERICOM P13EQX6741ST:
Mount RN49, Reserve RN57
ASMEDIA ASM1466:
Mount RN49, Reserve RN57

Pin 9:
PARADE PS8250B:
Reserve RN29
PERICOM P13EQX6741ST:
Reserve RN29
ASMEDIA ASM1466:
Mount RN29 to pull down

HDD_B_P0RE0 RN3 1 2 0.0402 5%
HDD_B_P0RE1 RN6 1 2 0.0402 5%
HDD_A_P0RE1 RN7 1 2 0.0402 5%
HDD_A_P0RE0 RN9 1 2 0.0402 5%
HDD_REXT_SATA RN57 1 2 5.1K 0.402 1%


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	SATA HDD1 & HDD2/FFS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P
				Date:	Friday, December 14, 2012
				Sheet	49 of 58

ODD power





1. Host generate Low pulse 40ms to eject ODD
2. After this pulse, signal remain high and no pulse is allowed within 7s

SATA ODD Conn.



ODD Redriver



Pin 20:
PARADE PS8250B:
Reserve RN18, Mount RN25




PERICOM PI3EQX6741ST:
Mount RN18, Reserve RN25

ASMEDIA ASM1466:
Mount RN18, Reserve RN25





Pin 9:
PARADE PS8250B:
Reserve RN24

PERICOM PI3EQX6741ST:
Reserve RN24

ASMEDIA ASM1466:
Mount RN24 to pull down
















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	SATA ODD/mSATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P
				Date	Friday, December 14, 2012
				Sheet	50 of 58




PS8713BTQFN24GTR2-A0_TQFN24_4X4
PCB footprint and CIS symbol use TI
(SN65LVPE502CPRGER)
Compal P/N and value use Parade
(PS8710B)

Security Classification	Compul Secret Data			Title	
Issued Date	2012/05/24	Deciphered Date	2013/05/23	USB 3.0/2.0 x2 (left side)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9332P Date: Friday, December 14, 2012 Sheet 52 of 56	




30pin Connector to CardReader





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/02/28	Deciphered Date	2013/02/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9332P
				Date:	Friday, December 14, 2012
				Sheet	53 of 58

System FAN Controller





Pull up resistor on thermtrip pin	SMBUS address
4.7k	1111
6.8k	1011
10k	1001
15k	1101
22k	0011
33k	0111





MXM1 FAN Controller



MXM2 FAN Controller




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/05/14	Deciphered Date	2013/05/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Thermal Sensor & FAN		
				Document Number		
				LA-9332P		
				Rev 0.1		
Date: Friday, December 14, 2012				Sheet	54 of 56	




Security Classification	Compal Secret Data					
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<i>KB & Power Button & IR</i>		
				Size	Document Number	Rev
					LA-9332P	0.1
Date:				Friday, December 14, 2012	Sheet	55 of 56


DC to DC +5VALW to +5VS




+3VALW to +3VS




+3VALW to +3V_PCH




+3VALW to +3VMXM Transfer




+5VALW to +5VS
+3VALW to +3VS




+1.05V to +1.05VS




Discharge Circuit



+5VALW to +5VMXM
+3VALW to +3VMXM



Security Classification	Compal Secret Data		Title	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Doc/CD Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED TO THE CUSTODY OF THE COMPETITOR OR DIVISION OF THE COMPETITOR OR ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-9332P	Rev 0.1
Date:	Friday, December 14, 2012	Sheet	56 of	56





3VALWP
TDC 6.08A
Peak Current 8.11A
OCP current 9.73A

	TYP	MAX
H/S Rds (on)	11.2mohm	14mohm
L/S Rds (on)	3.7mohm	5mohm


5VALWP
TDC 11A
Peak Current 16A
OCP current 20A

	TYP	MAX
H/S Rds (on)	11.2mohm	14mohm
L/S Rds (on)	3.7mohm	5mohm







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/05/28		Title	
		Deciphered Date		PWR VCORE ISL6208	
				Size	
				Document Number	
				LA-9332P	
				Date	
				Friday, December 14, 2012	
				Sheet	
				63 of 66	
				Rev	
				0.1	

Based on PDDG rev 0.8 Table 5-1.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/28	Deciphered Date	2013/05/27	Title	PWR PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, December 14, 2012
				Sheet	65 of 66
				Rev	0.1
				LA-9332P	

Item	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Adjust 1.5V output volatge		P61	change PR402 to 30.1K_0402_1% PR405 to 20K_0402_1%	2012.7.30	SSI
2	Adjust 3.3V OCP seeting		P58	change PR105 to 120K_0402_1%.	2012.7.30	SSI
3	Adjust 3V/5V always OTP seeting		P58	modify PD100 to PR114 0_0402_1%.	2012.7.30	SSI
4	Adjust Vcore OTP seeting		P62	PR531 connect to +5VS	2012.7.30	SSI
5	Add PD3 PD4 for EMD requirement		P57	add PD3 PD4 to PESD24VS2UT_SOT23-3	2012.8.16	SSI
6	hiccup mode issue is not happen so we haven't need solution.		P57	remove Erp lot6 Circuit	2012.8.16	SSI
7	change diode for EMI requirement		P57	use PD2 (6 PIN) to combine combine PD3(2PIN) PD4(2PIN).	2012.8.31	SSI
8	adjust the component for the 88731 schematic		P64	change PR722 and PR724 to short footprint remove PR701 PR706 PC701 PC734 PR732	2012.9.10	SSI
9	adjust RTC circuit for safety concern		P57	add PR2 1K_0402_5%	2012.9.10	SSI
10	change ACIN bead for current limit rating		P57	change PL1 PL4 to C8B BPH 853025_2P	2012.9.10	SSI
11	add PR116 for 3v 5v_EN delay time solution		P58	add PR116 402K_0402_1%	2012.9.18	SSI
12	change output choke to improve efficiency		P59	change PL201 to 1UH_PCMC063T-1R0MN	2012.9.18	SSI
13	change PR500 value to meet INTEL SPEC.		P62	change PR500 to 130_0402_1%-D	2012.10.4	SSI
			P67			
14						
15						
16						
17						

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COM
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			
Compal Electronics, Inc.			
Title			
PWR_PIR 1			
Size	Document Number		Rev
	LA-7902P		0.1
Date:	Friday, December 14, 2012		Sheet 66 of 66