

		USB PORT#	DESTINATION
SB700	2.0	0	Combo (ESATA/USB)
		1	USB1
		2	USB2
		3	CAMERA
		4	NC
		5	NEW CARD
		6	NC
		7	WLAN
		8	NC
		9	NC
		10	NC
		11	NC
	1.1	12	NC
		13	NC

PCI EXPRESS	DESTINATION
Lane 0	NEW CARD
Lane 1	WLAN
Lane 2	LAN
Lane 3	CARD READER &1394
Lane 4	NC
Lane 5	NC

CONFIGURATION STRAPS			RECOMMENDED SETTINGS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7XM and M86M ONLY) <i>Note:1</i>	X	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82M ONLY) <i>Note:2</i>	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYN	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYN	VGA ENABLED	0	0
BIF_HDMI_EN	HSYN	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X

	VGA	Display	Audio	LAN	1394a ----- Card Reader	BT	LED
P15	M82-ME XT	HDMI/CRT	Digital Array Mic	Giga LAN RTL 8111C	YES ----- JMB380	N/A	Power Button with white LED-Backlight
P1	RS780M	DVI-I	Analog Array Mic	LAN(10/100) RTL 8101E	N/A ----- JMB385	N/A	NO Backlight


ATI RESERVED CONFIGURATION STRAPS										
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET										
VHAD0	VIP0	VIP2	VIP4	VIP6	VIP7	GPIO2	GPIO3	H2SYNC		
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET										
GPIO_28_TDO		GENERICC		GPIO21_BB_EN						

NOTE 1: HD AUDIO MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT


NOTE 2: HDMI MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size A3	Document Number P1/P15	Rev SA
Date: Monday, March 10, 2008	Sheet 2	of 56












SSID = CPU



State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P2	CPU COF	1	1500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P3	CPU COF	1	1300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P4	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P5	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P6	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P7	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD

SKT-CPU638P-GP-U
62.10055.111

SSID = CPU



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU Power (4/4)

Size

	Document Number
--	-----------------

P1/P15

Date _____

Monday, March 10, 2008

3


Rev	
-----	--

Date: Monday, March 10, 2008




3

56

SSID = MEMORY



REVERSE TYPE






PARALLEL TERMINATION

Put decap near power (0.9V) and pull-up resistor


Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor

Place these Caps near DM1




SSID = MEMORY



PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.



Decoupling Capacitor

Place these Caps near DM2



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR DIMM2			
Size A2	Document Number		Rev
	P1/P15		SA
Date:	Monday, March 10, 2008	Sheet 9 of 56	

SSID = N.B

4 HT_CPU_NB_CAD_H0 >>> Y25 HT_RXCAD0P
4 HT_CPU_NB_CAD_L0 >>> Y24 HT_RXCAD0N
4 HT_CPU_NB_CAD_H1 >>> Y22 HT_RXCAD1P
4 HT_CPU_NB_CAD_L1 >>> Y23 HT_RXCAD1N
4 HT_CPU_NB_CAD_H2 >>> Y25 HT_RXCAD2P
4 HT_CPU_NB_CAD_L2 >>> Y24 HT_RXCAD2N
4 HT_CPU_NB_CAD_H3 >>> U24 HT_RXCAD3P
4 HT_CPU_NB_CAD_L3 >>> U25 HT_RXCAD3N
4 HT_CPU_NB_CAD_H4 >>> T24 HT_RXCAD4P
4 HT_CPU_NB_CAD_L4 >>> T24 HT_RXCAD4N
4 HT_CPU_NB_CAD_H5 >>> P22 HT_RXCAD5P
4 HT_CPU_NB_CAD_L5 >>> P23 HT_RXCAD5N
4 HT_CPU_NB_CAD_H6 >>> P25 HT_RXCAD6P
4 HT_CPU_NB_CAD_L6 >>> P24 HT_RXCAD6N
4 HT_CPU_NB_CAD_H7 >>> A24 HT_RXCAD7P
4 HT_CPU_NB_CAD_L7 >>> N25 HT_RXCAD7N

4 HT_CPU_NB_CAD_H8 >>> AC24 HT_RXCAD8P
4 HT_CPU_NB_CAD_L8 >>> AB25 HT_RXCAD8N
4 HT_CPU_NB_CAD_H9 >>> AB24 HT_RXCAD9P
4 HT_CPU_NB_CAD_L9 >>> AB24 HT_RXCAD9N
4 HT_CPU_NB_CAD_H10 >>> AA24 HT_RXCAD10P
4 HT_CPU_NB_CAD_L10 >>> AA25 HT_RXCAD10N
4 HT_CPU_NB_CAD_H11 >>> Y22 HT_RXCAD11P
4 HT_CPU_NB_CAD_L11 >>> Y23 HT_RXCAD11N
4 HT_CPU_NB_CAD_H12 >>> W21 HT_RXCAD12P
4 HT_CPU_NB_CAD_L12 >>> W20 HT_RXCAD12N
4 HT_CPU_NB_CAD_H13 >>> V21 HT_RXCAD13P
4 HT_CPU_NB_CAD_L13 >>> V20 HT_RXCAD13N
4 HT_CPU_NB_CAD_H14 >>> U21 HT_RXCAD14P
4 HT_CPU_NB_CAD_L14 >>> U21 HT_RXCAD14N
4 HT_CPU_NB_CAD_H15 >>> U19 HT_RXCAD15P
4 HT_CPU_NB_CAD_L15 >>> U18 HT_RXCAD15N

4 HT_CPU_NB_CLK_H0 >>> T22 HT_RXCLK0P
4 HT_CPU_NB_CLK_L0 >>> T23 HT_RXCLK0N
4 HT_CPU_NB_CLK_H1 >>> AB23 HT_RXCLK1P
4 HT_CPU_NB_CLK_L1 >>> AA22 HT_RXCLK1N

4 HT_CPU_NB_CTL_H0 >>> M22 HT_RXCTL0P
4 HT_CPU_NB_CTL_L0 >>> M23 HT_RXCTL0N
4 HT_CPU_NB_CTL_H1 >>> R21 HT_RXCTL1P
4 HT_CPU_NB_CTL_L1 >>> R20 HT_RXCTL1N

PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_TXCAD0P D25 >>> HT_NB_CPU_CAD_H0 4
HT_TXCAD0N D24 >>> HT_NB_CPU_CAD_L0 4
HT_TXCAD1P E24 >>> HT_NB_CPU_CAD_H1 4
HT_TXCAD1N E25 >>> HT_NB_CPU_CAD_L1 4
HT_TXCAD2P E24 >>> HT_NB_CPU_CAD_H2 4
HT_TXCAD2N E25 >>> HT_NB_CPU_CAD_L2 4
HT_TXCAD3P E23 >>> HT_NB_CPU_CAD_H3 4
HT_TXCAD3N E22 >>> HT_NB_CPU_CAD_L3 4
HT_TXCAD4P H23 >>> HT_NB_CPU_CAD_H4 4
HT_TXCAD4N H22 >>> HT_NB_CPU_CAD_L4 4
HT_TXCAD5P J24 >>> HT_NB_CPU_CAD_H5 4
HT_TXCAD5N J24 >>> HT_NB_CPU_CAD_L5 4
HT_TXCAD6P K24 >>> HT_NB_CPU_CAD_H6 4
HT_TXCAD6N K25 >>> HT_NB_CPU_CAD_L6 4
HT_TXCAD7P K23 >>> HT_NB_CPU_CAD_H7 4
HT_TXCAD7N K22 >>> HT_NB_CPU_CAD_L7 4

HT_TXCAD8P F21 >>> HT_NB_CPU_CAD_H8 4
HT_TXCAD8N G21 >>> HT_NB_CPU_CAD_L8 4
HT_TXCAD9P H21 >>> HT_NB_CPU_CAD_H9 4
HT_TXCAD9N J20 >>> HT_NB_CPU_CAD_L9 4
HT_TXCAD10P J20 >>> HT_NB_CPU_CAD_H10 4
HT_TXCAD10N J18 >>> HT_NB_CPU_CAD_L10 4
HT_TXCAD11P K17 >>> HT_NB_CPU_CAD_H11 4
HT_TXCAD11N L19 >>> HT_NB_CPU_CAD_L11 4
HT_TXCAD12P L19 >>> HT_NB_CPU_CAD_H12 4
HT_TXCAD12N M19 >>> HT_NB_CPU_CAD_L12 4
HT_TXCAD13P L18 >>> HT_NB_CPU_CAD_H13 4
HT_TXCAD13N M21 >>> HT_NB_CPU_CAD_L13 4
HT_TXCAD14P P18 >>> HT_NB_CPU_CAD_H14 4
HT_TXCAD14N P18 >>> HT_NB_CPU_CAD_L14 4
HT_TXCAD15P M18 >>> HT_NB_CPU_CAD_H15 4
HT_TXCAD15N M18 >>> HT_NB_CPU_CAD_L15 4

HT_TXCLK0P H24 >>> HT_NB_CPU_CLK_H0 4
HT_TXCLK0N J25 >>> HT_NB_CPU_CLK_L0 4
HT_TXCLK1P L21 >>> HT_NB_CPU_CLK_H1 4
HT_TXCLK1N L20 >>> HT_NB_CPU_CLK_L1 4

HT_TXCTL0P J24 >>> HT_NB_CPU_CTL_H0 4
HT_TXCTL0N M25 >>> HT_NB_CPU_CTL_L0 4
HT_TXCTL1P P19 >>> HT_NB_CPU_CTL_H1 4
HT_TXCTL1N R18 >>> HT_NB_CPU_CTL_L1 4

HT_TXCAD0P D25 >>> HT_NB_CPU_CAD_H0 4
HT_TXCAD0N D24 >>> HT_NB_CPU_CAD_L0 4
HT_TXCAD1P E24 >>> HT_NB_CPU_CAD_H1 4
HT_TXCAD1N E25 >>> HT_NB_CPU_CAD_L1 4
HT_TXCAD2P E24 >>> HT_NB_CPU_CAD_H2 4
HT_TXCAD2N E25 >>> HT_NB_CPU_CAD_L2 4
HT_TXCAD3P E23 >>> HT_NB_CPU_CAD_H3 4
HT_TXCAD3N E22 >>> HT_NB_CPU_CAD_L3 4
HT_TXCAD4P H23 >>> HT_NB_CPU_CAD_H4 4
HT_TXCAD4N H22 >>> HT_NB_CPU_CAD_L4 4
HT_TXCAD5P J24 >>> HT_NB_CPU_CAD_H5 4
HT_TXCAD5N J24 >>> HT_NB_CPU_CAD_L5 4
HT_TXCAD6P K24 >>> HT_NB_CPU_CAD_H6 4
HT_TXCAD6N K25 >>> HT_NB_CPU_CAD_L6 4
HT_TXCAD7P K23 >>> HT_NB_CPU_CAD_H7 4
HT_TXCAD7N K22 >>> HT_NB_CPU_CAD_L7 4

HT_TXCAD8P F21 >>> HT_NB_CPU_CAD_H8 4
HT_TXCAD8N G21 >>> HT_NB_CPU_CAD_L8 4
HT_TXCAD9P H21 >>> HT_NB_CPU_CAD_H9 4
HT_TXCAD9N J20 >>> HT_NB_CPU_CAD_L9 4
HT_TXCAD10P J20 >>> HT_NB_CPU_CAD_H10 4
HT_TXCAD10N J18 >>> HT_NB_CPU_CAD_L10 4
HT_TXCAD11P K17 >>> HT_NB_CPU_CAD_H11 4
HT_TXCAD11N L19 >>> HT_NB_CPU_CAD_L11 4
HT_TXCAD12P L19 >>> HT_NB_CPU_CAD_H12 4
HT_TXCAD12N M19 >>> HT_NB_CPU_CAD_L12 4
HT_TXCAD13P L18 >>> HT_NB_CPU_CAD_H13 4
HT_TXCAD13N M21 >>> HT_NB_CPU_CAD_L13 4
HT_TXCAD14P P18 >>> HT_NB_CPU_CAD_H14 4
HT_TXCAD14N P18 >>> HT_NB_CPU_CAD_L14 4
HT_TXCAD15P M18 >>> HT_NB_CPU_CAD_H15 4
HT_TXCAD15N M18 >>> HT_NB_CPU_CAD_L15 4

HT_TXCLK0P H24 >>> HT_NB_CPU_CLK_H0 4
HT_TXCLK0N J25 >>> HT_NB_CPU_CLK_L0 4
HT_TXCLK1P L21 >>> HT_NB_CPU_CLK_H1 4
HT_TXCLK1N L20 >>> HT_NB_CPU_CLK_L1 4

HT_TXCTL0P J24 >>> HT_NB_CPU_CTL_H0 4
HT_TXCTL0N M25 >>> HT_NB_CPU_CTL_L0 4
HT_TXCTL1P P19 >>> HT_NB_CPU_CTL_H1 4
HT_TXCTL1N R18 >>> HT_NB_CPU_CTL_L1 4

Placement: close RS780

UMA DVI

GFX_TX15P_C C405 >>> SCD1U10V2KX-4GP
GFX_TX14P_C C403 >>> SCD1U10V2KX-4GP
GFX_TX14N_C C404 >>> SCD1U10V2KX-4GP
GFX_TX13P_C C400 >>> SCD1U10V2KX-4GP
GFX_TX13N_C C399 >>> SCD1U10V2KX-4GP
GFX_TX12P_C C396 >>> SCD1U10V2KX-4GP
GFX_TX12N_C C397 >>> SCD1U10V2KX-4GP

DVI_TXAOUT2+ 17
DVI_TXAOUT2- 17
DVI_TXAOUT1+ 17
DVI_TXAOUT1- 17
DVI_TXAOUT0+ 17
DVI_TXAOUT0- 17
DVI_TXAOUT+ 17
DVI_TXAOUT- 17

301R2F-GP R421 HT_RXCALP
HT_RXCALN A24
Place < 100mils from pin C23 and A24

HT_RXCALP B24 HT_TXCALP
HT_TXCALN B25
Place < 100mils from pin B25 and B24

48 PCIE_MXM_NB_RX15P >>> D44 GFX_RX0P
48 PCIE_MXM_NB_RX15N >>> C44 GFX_RX0N
48 PCIE_MXM_NB_RX14P >>> B43 GFX_RX1P
48 PCIE_MXM_NB_RX14N >>> B34 GFX_RX1N
48 PCIE_MXM_NB_RX13P >>> C22 GFX_RX2P
48 PCIE_MXM_NB_RX13N >>> C11 GFX_RX2N
48 PCIE_MXM_NB_RX12P >>> E45 GFX_RX3P
48 PCIE_MXM_NB_RX12N >>> E46 GFX_RX3N
48 PCIE_MXM_NB_RX11P >>> G55 GFX_RX4P
48 PCIE_MXM_NB_RX11N >>> G66 GFX_RX4N
48 PCIE_MXM_NB_RX10P >>> H55 GFX_RX5P
48 PCIE_MXM_NB_RX10N >>> H56 GFX_RX5N
48 PCIE_MXM_NB_RX9P >>> J66 GFX_RX6P
48 PCIE_MXM_NB_RX9N >>> J67 GFX_RX6N
48 PCIE_MXM_NB_RX8P >>> J77 GFX_RX7P
48 PCIE_MXM_NB_RX8N >>> J78 GFX_RX7N
48 PCIE_MXM_NB_RX7P >>> L55 GFX_RX8P
48 PCIE_MXM_NB_RX7N >>> L56 GFX_RX8N
48 PCIE_MXM_NB_RX6P >>> M88 GFX_RX9P
48 PCIE_MXM_NB_RX6N >>> L88 GFX_RX9N
48 PCIE_MXM_NB_RX5P >>> P77 GFX_RX10P
48 PCIE_MXM_NB_RX5N >>> P78 GFX_RX10N
48 PCIE_MXM_NB_RX4P >>> M77 GFX_RX11P
48 PCIE_MXM_NB_RX4N >>> M55 GFX_RX11N
48 PCIE_MXM_NB_RX3P >>> R88 GFX_RX12P
48 PCIE_MXM_NB_RX3N >>> R89 GFX_RX12N
48 PCIE_MXM_NB_RX2P >>> P88 GFX_RX13P
48 PCIE_MXM_NB_RX2N >>> P89 GFX_RX13N
48 PCIE_MXM_NB_RX1P >>> P44 GFX_RX14P
48 PCIE_MXM_NB_RX1N >>> P33 GFX_RX14N
48 PCIE_MXM_NB_RX0P >>> T44 GFX_RX15P
48 PCIE_MXM_NB_RX0N >>> T33 GFX_RX15N

PART 2 OF 6

PCIE I/F GFX

GFX_TX0P A45 >>> GFX_TX15P_C C729
GFX_TX0N B45 >>> GFX_TX15N_C C728
GFX_TX1P B44 >>> GFX_TX14P_C C727
GFX_TX1N B43 >>> GFX_TX14N_C C726
GFX_TX2P C33 >>> GFX_TX13P_C C724
GFX_TX2N B22 >>> GFX_TX13N_C C725
GFX_TX3P B21 >>> GFX_TX12P_C C721
GFX_TX3N D22 >>> GFX_TX12N_C C720
GFX_TX4P E22 >>> GFX_TX11P_C C718
GFX_TX4N F21 >>> GFX_TX11N_C C717
GFX_TX5P F44 >>> GFX_TX10P_C C361
GFX_TX5N E43 >>> GFX_TX10N_C C360
GFX_TX6P F22 >>> GFX_TX9P_C C712
GFX_TX6N F21 >>> GFX_TX9N_C C715
GFX_TX7P H44 >>> GFX_TX8P_C C338
GFX_TX7N H43 >>> GFX_TX8N_C C337
GFX_TX8P H22 >>> GFX_TX7P_C C705
GFX_TX8N J22 >>> GFX_TX6P_C C704
GFX_TX9P J11 >>> GFX_TX6N_C C702
GFX_TX9N K44 >>> GFX_TX5P_C C288
GFX_TX10P K43 >>> GFX_TX5N_C C288
GFX_TX10N K11 >>> GFX_TX4P_C C695
GFX_TX11P K22 >>> GFX_TX4N_C C701
GFX_TX11N M44 >>> GFX_TX3P_C C694
GFX_TX12P M43 >>> GFX_TX3N_C C690
GFX_TX12N M11 >>> GFX_TX2P_C C268
GFX_TX13P M22 >>> GFX_TX2N_C C267
GFX_TX13N N22 >>> GFX_TX1P_C C682
GFX_TX14P N11 >>> GFX_TX1N_C C687
GFX_TX14N P11 >>> GFX_TX0P_C C679
GFX_TX15P P22 >>> GFX_TX0N_C C681

Placement: close RS780

Tx PCIE reversed

24 PCIE_NBRX_NEWTX_P0 >>> AE3 GPP_RX0P
24 PCIE_NBRX_NEWTX_N0 >>> AD4 GPP_RX0N
24 PCIE_NBRX_WLANTX_P1 >>> AE2 GPP_RX1P
24 PCIE_NBRX_WLANTX_N1 >>> AD3 GPP_RX1N
25 PCIE_NBRX_LANRX_P2 >>> AD1 GPP_RX2P
25 PCIE_NBRX_LANRX_N2 >>> AD2 GPP_RX2N
28 PCIE_NBRX_CARDTX_P3 >>> V55 GPP_RX3P
28 PCIE_NBRX_CARDTX_N3 >>> W66 GPP_RX3N
X U6 GPP_RX4P
X U7 GPP_RX4N
X U8 GPP_RX5P
X U7 GPP_RX5N

PCIE I/F GPP

GPP_TX0P AC1 >>> PCIE_NBTX_NEWRX_P0 C648
GPP_TX0N AC2 >>> PCIE_NBTX_NEWRX_N0 C647
GPP_TX1P AC3 >>> PCIE_NBTX_WLANRX_P1 C658
GPP_TX1N AC4 >>> PCIE_NBTX_WLANRX_N1 C657
GPP_TX2P AA1 >>> PCIE_NBTX_LANRX_P2 C665
GPP_TX2N AA2 >>> PCIE_NBTX_LANRX_N2 C660
GPP_TX3P Y1 >>> PCIE_NBTX_CARDRX_P3 C669
GPP_TX3N Y2 >>> PCIE_NBTX_CARDRX_N3 C667

SCD1U10V2KX-4GP AC1 >>> PCIE_NBTX_NEWRX_P0 C648
SCD1U10V2KX-4GP AC2 >>> PCIE_NBTX_NEWRX_N0 C647
SCD1U10V2KX-4GP AC3 >>> PCIE_NBTX_WLANRX_P1 C658
SCD1U10V2KX-4GP AC4 >>> PCIE_NBTX_WLANRX_N1 C657
SCD1U10V2KX-4GP AA1 >>> PCIE_NBTX_LANRX_P2 C665
SCD1U10V2KX-4GP AA2 >>> PCIE_NBTX_LANRX_N2 C660
SCD1U10V2KX-4GP Y1 >>> PCIE_NBTX_CARDRX_P3 C669
SCD1U10V2KX-4GP Y2 >>> PCIE_NBTX_CARDRX_N3 C667

NEW
WLAN
LAN
CARD

18 ALINK_NBRX_SBRX_P0 >>> AA8 SB_RX0P
18 ALINK_NBRX_SBRX_N0 >>> Y8 SB_RX0N
18 ALINK_NBRX_SBRX_P1 >>> AA7 SB_RX1P
18 ALINK_NBRX_SBRX_N1 >>> Y7 SB_RX1N
18 ALINK_NBRX_SBRX_P2 >>> AA6 SB_RX2P
18 ALINK_NBRX_SBRX_N2 >>> Y6 SB_RX2N
18 ALINK_NBRX_SBRX_P3 >>> W5 SB_RX3P
18 ALINK_NBRX_SBRX_N3 >>> Y5 SB_RX3N

PCIE I/F SB

SB_TX0P AD7 >>> ALINK_NBTX_SBRX_P0 C159
SB_TX0N AE7 >>> ALINK_NBTX_SBRX_N0 C167
SB_TX1P AE6 >>> ALINK_NBTX_SBRX_P1 C647
SB_TX1N AD6 >>> ALINK_NBTX_SBRX_N1 C639
SB_TX2P AC6 >>> ALINK_NBTX_SBRX_P2 C190
SB_TX2N AC6 >>> ALINK_NBTX_SBRX_N2 C179
SB_TX3P AD5 >>> ALINK_NBTX_SBRX_P3 C656
SB_TX3N AE5 >>> ALINK_NBTX_SBRX_N3 C654

SCD1U10V2KX-4GP AD7 >>> ALINK_NBTX_SBRX_P0 C159
SCD1U10V2KX-4GP AE7 >>> ALINK_NBTX_SBRX_N0 C167
SCD1U10V2KX-4GP AE6 >>> ALINK_NBTX_SBRX_P1 C647
SCD1U10V2KX-4GP AD6 >>> ALINK_NBTX_SBRX_N1 C639
SCD1U10V2KX-4GP AC6 >>> ALINK_NBTX_SBRX_P2 C190
SCD1U10V2KX-4GP AC6 >>> ALINK_NBTX_SBRX_N2 C179
SCD1U10V2KX-4GP AD5 >>> ALINK_NBTX_SBRX_P3 C656
SCD1U10V2KX-4GP AE5 >>> ALINK_NBTX_SBRX_N3 C654

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,
Taipex Hsien 221, Taiwan, R.O.C.


AC8 PCE_PCAL
AB8 PCE_NCAL
PCE_CALPN

AC8 PCE_PCAL
AB8 PCE_NCAL
R126 1K27R2F-L-GP
R139 2KR2F-3-GP

Place < 100mils from pin AC8 and AB8

File
Size A3
Date: Monday, March 10, 2008
Document Number
P1/P15
Sheet 10 of 56
Rev. SA

SSID = N.B



STRAP_DEBUG_BUS_GPIO_ENABLE

```
Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC)
0 : Enable      * 1 : Disable
```

RS780: Enables Side port memory (RS780 use HSYNC)

*0 : Enable 1 : Disable

SUS_STAT#
Selects 1 or

```

Selects Loading of STRAPS FROM EEPROM
* 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected,
    or use default values if not connected

```

	GPIO MODE	
STRP_DATA	0	*1
VCC_NB	1.0V	1.1V

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--



ATi-RS780M LVDS&CRT (2/4)

Size	Document Number	Rev
------	-----------------	-----





A3	P1/P15	SA
----	--------	----

Date: Monday, March 10, 2008	Sheet 11 of 56
------------------------------	----------------


SSID = N.B





MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions



SC



72.18512.M0U




Layout Note: 50 mil for VSSDL




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		ATi-RS780M SidePort (3/4)	
Size	Document Number	P1/P15	Rev
A3			SA
Date:	Monday, March 10, 2008	Sheet	12 of 56

SSID = N.B







H : SELECTION EXTERNAL GRAPHIC
L : SELECTION INTERNAL GRAPHIC

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




CAMERA POWER



LCD CONNECTOR



TOP VIEW



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONN/CAMERA

Size
A3

Document Number

P1/P15

Rev
SA


Date: Monday, March 10, 2008

Sheet 15 of 56


CRT I/F & CONNECTOR

Layout Note:

Place these resistors close to the CRT-out connector



<Variant Name>			
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CRT CONN			
Size	Document Number	Rev	
A3	P1/P15	SA	
Date:	Monday, March 10, 2008	Sheet	16 of 56



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title

DVI & HDMI CONN

Size

Document Number

P1/P15

Rev

SA

Date


Monday, March 10, 2008

Sheet


17

of

56



SSID = S.B




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATi-SB700 POWER&GND (4/5)			
Size A3	Document Number		Rev
	P1/P15		SA
Date:	Monday, March 10, 2008	Sheet 21 of	56

SSID = S.B

REQUIRED STRAPS



REQUIRED SYSTEM STRAPS

	CLK_PCI_5035	CLK_PCI_5028	CLK_PCI_DEBUG	LPCCLK0	LPCCLK1	RTCCLK	AZ_RST#	SB_GPO17 , SBGPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	IMC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM DEFAULT

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

DEBUG STRAPS

NEED?



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ATi-SB700 STRAPPING (5/5)

Size A3

Document Number

P1/P15

Rev

SA

Date: Monday, March 10, 2008

Sheet 22 of 56


Setting T8 as
100 Degree

$$V_DEGREE = (((\text{Degree} - 72) * 0.02) + 0.34) * VCC$$

DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Due to sourcer request , change 73.01G08.L04 to main source ,
73.07S08.AAG to 2nd source

Due to sourcer request , change 73.01G08.L04 to main source ,
73.07S08.AAG to 2nd source



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

THERMAL G792

Size

Document Number

P1/P15



Rev

SA


Date: Monday, March 10, 2008

Sheet 23 of 56

NEWCARD Connector



Place them Near to Chip



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

WLAN/NEW CARD

Size

Document Number	
-----------------	--

NEW


P1/P1

Date: Monday, March 10, 2008

Sheet 24 of 56

S

UMA 8101E 71.08101.B0G
DIS 8111C 71.08111.E03
8102E 71.08102.003



Power domain chart

	RTL8111B / RTL8101E	RTL8111C/ RTL8102E
AVDD33	3.3V	3.3V
AVDD18	1.8V	1.2V
EVDD18	1.8V	1.2V
DVDD15	1.5V	1.2V











	Q3	Q5
RTL8111B	Need	Need
RTL8111C	N/A	N/A
RTL8101E	N/A	N/A
RTL8102E	N/A	N/A

EEPROM LED OPTION USE '01'
(DEFINED IN SPEC)
=> LED0 : ACT
=> LED1 : LINK
(BOTH 10/100 AND GIGA CHIP)

Pin 63 should be near
0.1u F(C494) then 22u
F(C493).
The trace width from VDD33
to pin63 should>40mils

The trace length between L39 and
8111C pin1 must be within 200mil.

C471,C472,C473, and C474 as close
as possible to RTL8111C




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
LAN 8111C/8101E

Size A3 Document Number **P1/P15** Rev **SA**

Date: Monday, March 10, 2008 Sheet 25 of 56



UMA 8101E 71.08101.B0G
DIS 8111C 71.08111.E03
8102E 71.08102.003

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN Connector

Size

Document Number

P1/P15


Rev
SA





Date: Monday, March 10, 2008



Sheet 26 of 56

HYPER FLASH



SB DELETE Bluetooth








put close to connector




<Variant Name>


SATA HDD Connector




SATA ODD Connector





LED BD CONN



LAUNCH BD CONN









POWER BUTTON



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	HDD/CDROM/LED/LAUNCH
Size A3	Document Number
Date: Monday, March 10, 2008	Sheet 30 of 56
	Rev SA



CLOSE TO CODEC


Fortemedia
ADI

GND

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO CODEC ALC888	
Size	Document Number
A3	P1/P15
Date:	Monday, March 10, 2008
Sheet	31 of 56
Rev	SA

Internal Speaker




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Size			
Document Number			
P1/P15			
Rev			
SA			
Date: Monday, March 10, 2008			
Sheet 32 of 56			


LINE IN



MIC IN






SPDIF / LINE OUT




ANALOG/DIGITAL GROUND SEPARATE


MIC In



<Variant Name>



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO CONN/SUBWOOFER			
Size	Document Number	Rev	
A3	P1/P15	SA	
Date:	Monday, March 10, 2008	Sheet	33 of 56







Internal KeyBoard Connector


<< KROW[1..8] 35,55
 << KCOL[1..18] 35,55




TouchPad Connector




GOLDEN FINGER FOR DEBUG BOARD




TOP VIEW




(BOTTOM VIEW)



15" TOUCHPAD BUTTON SWITCH




COVER SWITCH




<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
KEYBOARD/TPAD/DEBUG/LID			
Size	Document Number	Rev	
A3	P1/P15	SA	
Date:	Monday, March 10, 2008	Sheet	36 of 56











Run Power



+VCC_CORE0
Design Current: 12.6A
Peak current: 18A
OCP_min:24A







	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V/1D2V**


Size A3	Document Number	Rev SA
P1/P15		

Date: Monday, March 10, 2008 Sheet 41 of 56



G957


1D5V_S0
Iomax=1A




1D2V_S5

Iomax=400mA


20071108



Place near to SB700



2D5V_S0
Iomax=0.3A




<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			0D9V&2D5V&1D25V&1D5V	
Size	Document Number	P1/P15		Rev
A3				SA
Date:	Monday, March 10, 2008	Sheet	44	of 56


CPU_CORE
Intersil ISL6265




Charger Max8725




Adapter




TPS51117
GPU_CORE




TPS51124
1D8V_S3
1D2V_S0




TPS51125
5V/3D3V



RT9026PFP
0D9V_S3




TPS51117
1D1V_S0



G9161
1D2V_S5



G957
1D5V_S0





<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Power Block Diagram	
Size A3	Document Number P1/P15
Date: Monday, March 10, 2008	Sheet 45 of 56
Rev	SA

[illegible]


The schematic diagram illustrates the Run Power ON signal path. The signal originates from the 18.43 PE_GPIO1 pin, which is connected to a network of resistors and MOSFETs. The signal path is divided into two main sections: the SB (Serial Bus) section, highlighted by a green oval, and the RUN_POWER_ON section, highlighted by a red oval. The SB section includes resistor R556 and MOSFET Q38. The RUN_POWER_ON section includes resistors R506, R517, and R518, and MOSFETs Q35, Q36, and Q37. The signal is ultimately connected to the 3D3V_AUX_S5 and 37.41 1D8V_S3_PG pins. The diagram is labeled with 'VGA' and 'SB' to indicate the signal paths.





DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

NOTE: FOR DUAL RANK CONNECTIONS
USE THE CSxXB_1 CHIP SELECT PINS



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

M8XM MEMORY

Size

A3

Document Number

P1/P15

Rev

SA

Date:


Monday, March 10, 2008




Sheet

51

of

56





緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3

Date: Monday, March 10, 2008

Document Number

P1/P15

Sheet 53 of 56

Rev SA


<Variant Name>

Note:1 VIP3 MUST NOT BE PULLED HIGH ON M82-M
Note:2 GPIO8 MUST NOT BE PULLED HIGH ON M86-M or M7X

CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7XM and M86M ONLY) Note:1	X	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82M ONLY) Note:2	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11.9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYN	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYN	VGA ENABLED	0	0
BIF_HDMI_EN	HSYN	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X

NOTE 1: HD AUDIO MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

NOTE 2: HDMI MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT



ATI RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

VHAD0	VIP0	VIP2	VIP4	VIP6	VIP7	GPIO2	GPIO3	H2SYN
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET								
GPIO_28_TDO	GENERIC	GPIO21_BB_EN						

DVPDATA20 1
DVPDATA21 1 HY5PS121621CFP-25 Hynix
DVPDATA22 1 72.51216.F0U
DVPDATA23 1


DVPDATA20 1
DVPDATA21 1 HYB18T512161B2F-25 Qimonda 400MHZ
DVPDATA22 1 72.18512.M0U
DVPDATA23 0

DVPDATA20 1
DVPDATA21 1 K4N51163QE-ZC25 Samsung
DVPDATA22 0 72.45116.A0U
DVPDATA23 1

DVPDATA20 0
DVPDATA21 1 HYB18T512161B2F-20 Qimonda 500MHZ
DVPDATA22 1 72.18512.N0U
DVPDATA23 0

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
STRAPS			
Size A3	Document Number		Rev
	P1/P15		SA
Date: Tuesday, March 11, 2008	Sheet 54	of	56



NOTICE

1.VRAM and SIDE PORT GEOMETRY

2.digital array vendor

Change List

GEOMETRY

1.U60 62.10055.111 SKT-CPU638P-GP-U SKT-CPU638P-GP-U1 SKT-BGA638H176 SKT-BGA638H176

Common Part

- 1.RS780M_A13 U61 71.RS780.M12
- 2.SB700_A12 U67 71.SB700.M06
- 3.KBC U26 71.00773.00G
- 4.CLKGEN U33 71.09480.A03
- 5.SPDIF LOUT1 22.10270.031
- 6.MOSFET U53,U56 84.07686.037
- 7.MOSFET U11,U54,U55,U57 84.04634.037
- 8.H19,H20 34.4W601.001
- 9.U21 72.18512.M0U(QIMONDA)
- 10.card1 20.I0043.001
- 11.C861,C862,C941,C943 78.10324.2FL
- 12.C843,C844,C942,C944 63.R0034.1DL
- 13.USB2 22.10218.Z71
- 14.U70 71.00888.E0G
- 15.U32 74.51100.079

Common 2nd source

1.U21 72.45116.A0U

For P15

- 1.M82ME_A11 U62 71.M82ME.M01
- 2.8111C U1 71.08111.E03
- 3.JMB380 U46 71.00380.003
- 4.R12 64.24915.6DL
- 5.VRAM U30,U31,U63,U64 72.18512.M0U(QIMONDA400)

P15 2nd source

1.VRAM U30,U31,U63,U64 72.18512.N0U(QIMONDA500)

For P1

- 1.8101E U1 71.08101.B0G
- 2.JMB385 U46 71.JM385.A0G
- 3. R247,R253,R254,R255,R256,R620,C574 63.R0034.1DL
- 4. C573 63.00000.00L
- 5.R12 64.20015.6DL
- 6. R307,R163 64.14005.6DL

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CHANGE LIST

Size
A3

Document Number
P1/P15

Rev
SA

Date: Tuesday, March 11, 2008

Sheet 56 of 56