


S13 Block Diagram



		USB PORT#	DESTINATION
SB700	2.0	0	USB1
		1	CAMERA
		2	Combo (ESATA/USB)
		3	NEW CARD
		4	USB2
		5	Bluetooth
		6	NC
		7	WLAN
		8	NC
		9	NC
		10	NC
		11	NC
	1.1	12	NC
		13	NC

PCI EXPRESS	DESTINATION
Lane 0	NEW CARD
Lane 1	WLAN
Lane 2	LAN
Lane 3	CARD READER&1394
Lane 4	NC
Lane 5	NC

RS780M Functional Strap Definitions

STRAP_DEBUG_BUS_GPIO_ENABLE

Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC)
 0 : Enable * 1 : Disable

RS780: Enables Side port memory (RS780 use HSYNC)

* 0 : Enable 1 : Disable

SUS_STAT#



Selects Loading of STRAPS From EEPROM
 * 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected,
 or use default values if not connected

SB700 Functional Strap Definitions

		PULL HIGH	PULL LOW
CLK_PCI_2	WatchDOG (NB_PWRGD)	ENABLED	DISABLED DEFAULT
CLK_PCI_3	DEBUG STRAPS	USB	IGNORE DEFAULT
CLK_PCI_1 CLK_PCI_4	RESERVED		
LPCCLK0	PCI MEM BOOT	ENABLED	DISABLED DEFAULT
LPCCLK1	INTERNAL CLK GEN	ENABLED	DISABLED DEFAULT
RTCCLK	INTERNAL RTC	ENABLED DEFAULT	DISABLED
AZ_RST#	IMC	ENABLED	DISABLED DEFAULT
SB_GPO17 SB_GPO16	ROM TYPE	H, H = Reserved H, L = SPI ROM L, H = LPC ROM DEFAULT L, L = FWH ROM	



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number S13		Rev SC
Date: Friday, May 16, 2008	Sheet 2	of 44	



Due to PLL issue on current clock chip, the Sblink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



EXPRESS CARD



LAN

WLAN

CARD READER


NB ALINK(100MHz)

SB PCIE(100MHz)



* default

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
FS0	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SATA clock
FS1	*	100 MHz spreading differential SRC clock
	0	27MHz non-spreading singled clock on pin 13 and 27MHz spread clock on pin 14
SEL_27	1	100MHz differential spreading SRC clock
FS2	0*	



NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF


* RS780 can be used as clock buffer to output two PCIE reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.

<Core Design>

OSC 14M NB
RS780M 1.1V 158R/90.9R

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Clock Gen-ICS 9LPR473		
Size	Document Number	Rev
A3	S13	SC
Date:	Friday, May 16, 2008	Sheet 3 of 44







10	HT_NB_CPU_CAD_H0	E3	L0_CADIN_H0	L0_CADOUT_H0	AD1	HT_CPU_NB_CAD_H0	10
10	HT_NB_CPU_CAD_L0	E2	L0_CADIN_L0	L0_CADOUT_L0	AC1	HT_CPU_NB_CAD_L0	10
10	HT_NB_CPU_CAD_H1	E1	L0_CADIN_H1	L0_CADOUT_H1	AC2	HT_CPU_NB_CAD_H1	10
10	HT_NB_CPU_CAD_L1	F1	L0_CADIN_L1	L0_CADOUT_L1	AC3	HT_CPU_NB_CAD_L1	10
10	HT_NB_CPU_CAD_H2	G3	L0_CADIN_H2	L0_CADOUT_H2	AB1	HT_CPU_NB_CAD_H2	10
10	HT_NB_CPU_CAD_L2	G2	L0_CADIN_L2	L0_CADOUT_L2	AA1	HT_CPU_NB_CAD_L2	10
10	HT_NB_CPU_CAD_H3	H1	L0_CADIN_H3	L0_CADOUT_H3	AA2	HT_CPU_NB_CAD_H3	10
10	HT_NB_CPU_CAD_L3	J1	L0_CADIN_L3	L0_CADOUT_L3	W2	HT_CPU_NB_CAD_L3	10
10	HT_NB_CPU_CAD_H4	K1	L0_CADIN_H4	L0_CADOUT_H4	AA3	HT_CPU_NB_CAD_H4	10
10	HT_NB_CPU_CAD_L4	L3	L0_CADIN_L4	L0_CADOUT_L4	W3	HT_CPU_NB_CAD_L4	10
10	HT_NB_CPU_CAD_H5	L1	L0_CADIN_H5	L0_CADOUT_H5	V1	HT_CPU_NB_CAD_H5	10
10	HT_NB_CPU_CAD_L5	L2	L0_CADIN_L5	L0_CADOUT_L5	U1	HT_CPU_NB_CAD_L5	10
10	HT_NB_CPU_CAD_H6	M1	L0_CADIN_H6	L0_CADOUT_H6	U2	HT_CPU_NB_CAD_H6	10
10	HT_NB_CPU_CAD_L6	N3	L0_CADIN_L6	L0_CADOUT_L6	T1	HT_CPU_NB_CAD_L6	10
10	HT_NB_CPU_CAD_H7	N2	L0_CADIN_H7	L0_CADOUT_H7	R1	HT_CPU_NB_CAD_H7	10
10	HT_NB_CPU_CAD_L7	E5	L0_CADIN_L7	L0_CADOUT_L7	AD4	HT_CPU_NB_CAD_L7	10
10	HT_NB_CPU_CAD_H8	F5	L0_CADIN_H8	L0_CADOUT_H8	AD3	HT_CPU_NB_CAD_H8	10
10	HT_NB_CPU_CAD_L8	F3	L0_CADIN_L8	L0_CADOUT_L8	AD5	HT_CPU_NB_CAD_L8	10
10	HT_NB_CPU_CAD_H9	F4	L0_CADIN_H9	L0_CADOUT_H9	AC5	HT_CPU_NB_CAD_H9	10
10	HT_NB_CPU_CAD_L9	G5	L0_CADIN_L9	L0_CADOUT_L9	AB4	HT_CPU_NB_CAD_L9	10
10	HT_NB_CPU_CAD_H10	H5	L0_CADIN_H10	L0_CADOUT_H10	AB3	HT_CPU_NB_CAD_H10	10
10	HT_NB_CPU_CAD_L10	H3	L0_CADIN_L10	L0_CADOUT_L10	AB5	HT_CPU_NB_CAD_L10	10
10	HT_NB_CPU_CAD_H11	H4	L0_CADIN_H11	L0_CADOUT_H11	AA5	HT_CPU_NB_CAD_H11	10
10	HT_NB_CPU_CAD_L11	K3	L0_CADIN_L11	L0_CADOUT_L11	V5	HT_CPU_NB_CAD_L11	10
10	HT_NB_CPU_CAD_H12	K4	L0_CADIN_H12	L0_CADOUT_H12	W5	HT_CPU_NB_CAD_H12	10
10	HT_NB_CPU_CAD_L12	L5	L0_CADIN_L12	L0_CADOUT_L12	V4	HT_CPU_NB_CAD_L12	10
10	HT_NB_CPU_CAD_H13	M5	L0_CADIN_H13	L0_CADOUT_H13	V3	HT_CPU_NB_CAD_H13	10
10	HT_NB_CPU_CAD_L13	M3	L0_CADIN_L13	L0_CADOUT_L13	V5	HT_CPU_NB_CAD_L13	10
10	HT_NB_CPU_CAD_H14	M4	L0_CADIN_H14	L0_CADOUT_H14	U5	HT_CPU_NB_CAD_H14	10
10	HT_NB_CPU_CAD_L14	N5	L0_CADIN_L14	L0_CADOUT_L14	T4	HT_CPU_NB_CAD_L14	10
10	HT_NB_CPU_CAD_H15	P5	L0_CADIN_H15	L0_CADOUT_H15	T3	HT_CPU_NB_CAD_H15	10
10	HT_NB_CPU_CAD_L15						
10	HT_NB_CPU_CLK_H0	J3	L0_CLKIN_H0	L0_CLKOUT_H0	Y1	HT_CPU_NB_CLK_H0	10
10	HT_NB_CPU_CLK_L0	J2	L0_CLKIN_L0	L0_CLKOUT_L0	W1	HT_CPU_NB_CLK_L0	10
10	HT_NB_CPU_CLK_H1	J5	L0_CLKIN_H1	L0_CLKOUT_H1	Y4	HT_CPU_NB_CLK_H1	10
10	HT_NB_CPU_CLK_L1	K5	L0_CLKIN_L1	L0_CLKOUT_L1	Y3	HT_CPU_NB_CLK_L1	10
10	HT_NB_CPU_CTL_H0	N1	L0_CTLIN_H0	L0_CTLOUT_H0	R2	HT_CPU_NB_CTL_H0	10
10	HT_NB_CPU_CTL_L0	P1	L0_CTLIN_L0	L0_CTLOUT_L0	R3	HT_CPU_NB_CTL_L0	10
10	HT_NB_CPU_CTL_H1	P3	L0_CTLIN_H1	L0_CTLOUT_H1	T5	HT_CPU_NB_CTL_H1	10
10	HT_NB_CPU_CTL_L1	P4	L0_CTLIN_L1	L0_CTLOUT_L1	R5	HT_CPU_NB_CTL_L1	10

SKT-CPU638P-GP-U2
62.10055.111


State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V

<Core Design>







FDV301N, the Vgs is:
min = 0.65V
Typ = 0.85V
Max = 1.5V




LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



The Processor has
reached a preset
maximum operating
temperature. 100°C
I=Active HTC
O=FAN

LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80










HDT Connectors




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

REVERSE TYPE




DDR_VREF




LAYOUT: Locate close to DIMM

Decoupling Capacitor

Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.







PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.




Decoupling Capacitor


Place these Caps near DM2




Layout Note: **DY**
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT






Place C2.2uF and 0.1uF < 500mils from DDR connector









MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions





LCD CONNECTOR







CAMERA POWER





TOP VIEW




Layout Note:
Place these resistors close to the connector









REQUIRED STRAPS

PULL HIGH	CLK_PCI_2 WatchDOG (NB_PWRGD) ENABLED	CLK_PCI_3 USE DEBUG STRAPS	CLK_PCI_4 CLK_PCI_5 RESERVED	LPCCLK0 ENABLE PCI MEM BOOT	LPCCLK1 CLKGEN ENABLED (Use Internal)	RTCCLK INTERNAL RTC DEFAULT	AZ_RST# IMC ENABLED	SB_GPO17 , SBGP016 ROM TYPE: H, H = Reserved H, L = SPI ROM L, H = LPC ROM DEFAULT L, L = FWH ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	IMC DISABLED DEFAULT	

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

DEBUG STRAPS

PULL HIGH	PCI_AD28 USE LONG RESET (DEFAULT)	PCI_AD27 USE PCI PLL (DEFAULT)	PCI_AD26 USE ACPI BCLK (DEFAULT)	PCI_AD25 USE IDE PLL (DEFAULT)	PCI_AD24 USE DEFAULT PCIE STRAPS (DEFAULT)	PCI_AD23 Reserved (DEFAULT)	PCI_AD30 PCI_AD29 Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<Core Design>

Title


ATi-SB700 STRAPPING (5/5)

Size A3 Document Number S13 Rev SC

Date: Friday, May 16, 2008 Sheet 20 of 44

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.



5 4 3 2 1

REQUIRED STRAPS

3D3V_S0

3D3V_S5

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS

CLK_PCI_2 16
CLK_PCI_3 16
CLK_PCI_1 16
LPCCLK0 16,30
LPCCLK1 16
RTCCCLK 16,21
SB_AZ_RST# 17
SB_GPO16 17
SB_GPO17 17
CLK_PCI_4 16
CLK_PCI_5 16

DEBUG STRAPS

3D3V_S0

DEBUG STRAPS

DEBUG SYSTEM STRAPS

PCI_AD23 16
PCI_AD24 16
PCI_AD25 16
PCI_AD26 16
PCI_AD27 16
PCI_AD28 16
PCI_AD29 16
PCI_AD30 16

	CLK_PCI_2	CLK_PCI_3	CLK_PCI_4 CLK_PCI_5	LPCCLK0	LPCCLK1	RTCCCLK	AZ_RST#	SB_GPO17, SBGPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	IMC ENABLED	ROM TYPE: H, H = Reserved
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	IMC DISABLED DEFAULT	H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title
Size A3 Document Number
Date: Friday, May 16, 2008

ATi-SB700 STRAPPING (5/5)
S13

Rev SC

Sheet 20 of 44


5 4 3 2 1

[illegible][illegible][illegible][illegible][illegible]

Setting T8 as
100 Degree


$$V_DEGREE = (((Degree - 72) * 0.02) + 0.34) * VCC$$

DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree















WLAN Connector

NEWCARD Connector



HYPER FLASH










USB PORT

50 mil


400uS rise time
Supply 1.5~1.1A




<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB & DAUGHTER CONN			
Size A3	Document Number S13	Rev SC	
Date: Friday, May 16, 2008	Sheet 25	of 44	


SATA HDD Connector




SATA ODD Connector




LED BD CONN



PWRBTN BD CONN




LAUNCH BD CONN






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
HDD/CDROM/LED/LAUNCH			
Size	Document Number	Rev	
A3	S13	SC	
Date:	Friday, May 16, 2008	Sheet	26 of 44



Internal Speaker



LINE Out




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AUDIO AMP/Speaker		
Size	Document Number	Rev
A3	S13	SC
Date:	Friday, May 16, 2008	Sheet 28 of 44




MIC IN



LINE IN




SPDIF / LINE OUT




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
AUDIO CONN/SUBWOOFER		
Size	Document Number	Rev
A3	S13	SC
Date:	Friday, May 16, 2008	Sheet 29 of 44



Internal KeyBoard Connector




1 24
KROW[1..8] 31
KCOL[1..16] 31




GOLDEN FINGER FOR DEBUG BOARD


TouchPad Connector




TOUCHPAD BUTTON SWITCH




COVER SWITCH






NB_SB POWERGOOD CIRCUIT





Run Power





I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7uH NEC_TOKIN MPLC0730L4R7 / 68.4R710.20G
O/P cap: 330U 2.5V 2R5TPE330M9L/ 77.23371.13L
H/S: SI7326DN/30m0hm/ 4.5Vgs/ 84.07326.037
L/S: SI7326DN/30m0hm/ 4.5Vgs/ 84.07326.037





	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode


<Core Design>





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V/1D2V**


Size A3	Document Number	Rev
	S13	SC

Date: Friday, May 16, 2008 Sheet 37 of 44






Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD IN/ BTY SWITCH/GPURUN

Size

Document Number


S13


Rev




















SC

Date: Friday, May 16, 2008

Sheet 40 of 44







NOTICE

Change List

Common Part

- 1.RS780M_A12 U55 71.RS780.M12
- 2.SB700_A12 U62 71.SB700.M06
- 3.KBC U29 71.00773.00G
- 4.CLKGEN U32 71.09480.A03
- 5.SIDE PORT U28 72.18512.M0U
- 6.MOSFET U52,U51 84.07686.037
- 7.MOSFET U13,U12,U49,U50 84.04634.037
- 8.H18,H19 34.4H802.001
- 9.CARD1 20.I0043.001
- 10.U61 71.00380.003
- 11. U11 74.06265.A73
- 12. U42 71.00888.E0G
- 13. U31 72.25X16.A01

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CHANGE LIST

Size

Document Number

Rev

A3

S13

SC

Date: Friday, May 16, 2008

Sheet 44 of 44