

First International Computer, Inc

Portable Computer Group HW Department

Board name : Mother Board Schematic

Project : CW0A0 (Diamondville+945GMS+ICH7M)

Version : 0.1

Initial Date : March 04, 2008

1. Schematic Page Description :

2. PCI & IRQ & DMA Description :

3. Block Diagram :

4. Nat name Description :

5. Board Stack up Description :

6. Schematic modify Item and History :

7. power on & off & S3 Sequence :

8. Layout Guideline :

9. switch setting

Manager Sign by:Avery Lee

Drawing by : Beckham Chen/Leon Lee

Total confirm by:Jason Lee

LAN Circuit check by:

Audio Circuit check by:

		First International Computer, Inc. 2FL, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)875-1-8751	
Title CW0A0			
Size C	Document Number Title	Rev 0.1	
Date: Thursday, June 26, 2008 Sheet 1 of 47			

1. Schematic Page Description :

CW0A0 Schematic Ver : 0.1

Page 01 Title
Page 02 Schematic Page Description
Page 03 Block Diagram
Page 04 Annotations
Page 05 Schematic Modify
Page 06 Timing Diagram
Page 07 DDR2 Layout Guide
Page 08 Diamondville (1/2)
Page 09 Diamondville (2/2)
Page 10 CPU Thermal
Page 11 945GMS Host(1/5)
Page 12 945GMS DMI/Graph(2/5)
Page 13 945GMS DDR2(3/5)
Page 14 945GMS Power(4/5)
Page 15 945GMS Power(5/5)
Page 16 Clock Generator
Page 17 DDR2 SDRAM SO-DIMM0
Page 18 ICH7m PCI/PCIE/DMI(1/4)
Page 19 ICH7m CPU/IDE/SATA(2/4)
Page 20 ICH7m GPIO(3/4)

Page 21 ICH7m Power/GND(4/4)
Page 22 CRT Port
Page 23 LCD Conn
Page 24 HDD / DOM / KB
Page 25 Power Good
Page 26 Bios / Screw
Page 27 New Card
Page 28 Mini Card
Page 29 LAN RTL8102E (NEW)*
Page 30 Transformer
Page 31 Card Reader(RTS5158)
Page 32 Audio Codec(ALC269)
Page 33 HP / INT MIC / EXT MIC
Page 34 EXT USB / GPS / WEB-CAM
Page 35 BT / Touch Screen Cnn
Page 36 LID / GP / SW
Page 37 Touch Panel
Page 38 EC_PMX
Page 39 LED

POWER CIRCUIT

Page 40 Power Block
Page 41 CPU Core Power
Page 42 ACIN / Battery CNN
Page 43 Charger Circuit
Page 44 5V / 5VDDM, 3VDDA / M
Page 45 5V/1.8V/ 0.9V/1.05V

DAUGHT BOARD

P46 Module Transfer Board

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD19	
AD23	


PCIINT	CHIP
IRQA	
IRQB	
IRQC	
IRQD	

BUSMASTER	REQ	CHIP
	REQ0 / GNT0	
	REQ1 / GNT1	
	REQ2 / GNT2	
	REQ3 / GNT3	
	REQ4 / GNT4	

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Cascade)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	ECF
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

3. Block Diagram :




6.Schematic modify Item and History :


1025
R479 change from 150ohm (NU) to 75ohm (NU)

7. power on & off & S3 Sequence :


IMVP6 Power On Sequencing Timing Diagram



BATTERY ONLY POWER ON TIMING



S3 SUSPEND AND RESUME TIMING



8. Layout Guideline :

Calistoga (945GM) DDRII Layout Guidelines

DDRII Signal Groups


Group Signal Name

Data	SA_DQ[63..0]/SB_DQ[63..0] SA_DM[7..0]/SB_DM[7..0] SA_DS[7..0]/SB_DS[7..0]
Address	SA_MA[13..0]/SB_MA[13..0] SA_BS[2..0]/SB_BS[2..0] SA_RAS#/SB_RAS# SA_CAS#/SB_CAS# SA_WE#/SB_WE#
Control	SM_CS#[3..0] SM_CK[3..0] SM_ODT[3..0]
Clock	SM_CK[3..0] SM_CK[3..0]
FeedBack	SA_RCVENOUT#/SB_RCVENOUT# SA_RCVENIN#/SB_RCVENIN#

Length Matching and Length Formulas

Signal Group	Minimum Length	Maximum Length
Control-to-Clock	Clock - 1.0"	Clock - 0.0"
Command-to-Clock	Clock - 1.0"	Clock + 1.0"
Strobe-to-Clock	Clock - 0.5"	Clock + 1.0"
Data-to-Strobe	Strobe - 220mils	Strobe - 180mils

CLK group : SM_CK[3..0],SM_CK#[3..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	42 +/- 15%
Differential Mode Impedance	70 +/- 20%
Nominal Trace Width	Inner Layer : 7 mils Outer Layer : 8 mils
Nominal CK to CK# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum Serpentine Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Spacing to Other DDR2	Inner Layer : 16 mils Outer Layer : 20 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	1000 mils +/- 250 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 4500 mils
Total Length for Channel A : X0 Total Length for Channel B : X1	
Maximim Via Count	2 (Per side)
SCK to SCCK# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length)	Match Channel A clocks to X0 +/- 20mils Match Channel A clocks to X1 +/- 20mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4/12 mils to other DDR2 Outer Layer : 5/15 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	CK to CK# spacing rule waived at connector spacing of 15 mils to other DDR2 Max. breakin length is 200 mils

Feedback group :

SA_RCVENIN#],SA_RCVENOUT#,SB_RCVENIN#],SB_RCVENOUT#

These signals are routed internally on the GMCH package and don't require any routing on the MB. As a result, can be left as NC.


Control group : SM_CKE[3..0],SM_CS#[3..0],SM_ODT[3..0]



Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CTRL Trace Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 200 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCCK/SCCK# Length Matching (Total Length including package)	(CLK-1.0") <= CTRL <= (CLK-0.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils


Command group :

SA_MA[13..0],SB_MA[13..0],SA_BS[2..0],SB_BS[2..0],SA_RAS#,
SB_RAS#,SA_CAS#,SB_CAS#,SA_WE#,SB_WE#




Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CMD Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCCK/SCCK# Length Matching (Total Length including package)	(CLK-1.0") <= CMD <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data group : SA_DQ[63..0],SB_DQ[63..0],SA_DM[7..0],SB_DM[7..0]



Topology	Point-to-Point
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQ Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Serpentine Spacing	Same as DQ-to-DQ routing
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2
DQ/DM to DQS Length Matching (Total Length including package)	Match DQ/DM to [SDQS - 200mils] +/- 20mils, per byte lane
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data Strobe group : SA_DQS[7..0],SA_DQS[7..0#],SB_DQS[7..0],SB_DQS[7..0#]



Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	55 +/- 15%
Differential Mode Impedance	85 +/- 20%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Nominal DQS to DQS# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQS to DQ Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Serpentine Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Maximim Via Count	2 (Per side)
DQS to DQS# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length include package)	(CLK-0.5") <= DQS <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 8 mils to other DDR2 Outer Layer : 10 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	DQS to DQS# spacing rule waived at connector spacing of 10 mils to other DDR2 Max. breakin length is 200 mils



First International Computer, Inc.
2FL, NO.300, Yang Guang St., Neihu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)875 1-8751

Title: CW0A0


Size: C Document Number: DDRII Layout Guideline

Date: Thursday, June 28, 2008 Sheet: 7 of 47



Rev: 0.1



FAN Power Control




THERMAL SENSOR






15,20,21,23,25,26,27,28,29,35,36,38,39,41,4 4,45 3VDDA


12,13,14,16,17,18,19,20,21,22,23,24,25,27,28,29,31,32,33,36,38,39 43,44 3VDDM

21,22,23,24,32,36,37,43,44, 45 5VDDM











SO-DIMMO



Place one cap close to every 2 pullup resistors terminated to DDR_0.9VDDM


c) 400 mils



 Place these resistors near So-Dimm0

 Place these 0.1uF caps near
So-Dimm0 pin79-pin115 area

160 mils




10,12,13,14,16,18,19,20,21,22,23,24,25,27,28,29,31,32,33,36,38,39,43,44 3VDDM ○ — ○ 3VDDM

45 M_VREF ○ — ○ M_VREF

12,14,45 1.8VDDS ○ — ○ 1.8VDDS

45 DDR 0.9VDDM ○ — ○ DDR 0.9VDDM







1. RC delay time should be in the range of 18-25ms
2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#




1. The ICH7m requires a length less than 1 inch on each branch (from crystal's terminal to RTCXn ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
5. Ground guard plane is highly recommended

RTC Circuit



First International Computer, Inc.
2FL, NO.300, Yang Guang St., Neihu
114 TAIPEI, TAIWAN, ROC
(886-2)875-18751


Title: CW0A0	
Size: C	Document Number: ICH7m CPU/IDE/SATA (2/4)
Date: Thursday, June 25, 2008	Sheet: 19 of 47




ACZ_SPKR	No stuff : by default Stuff : For NO reboot
----------	--

No stuff : by default
Stuff : For NO reboot



PM CLKRUN#	R213	RES 8.2KQ 5% 1/16W SMT0402 LR	LR
PM THRM#	R215	RES 8.2KQ 5% 1/16W SMT0402 LR	LR
INT SERIRQ	R228	10KQ 5% 1/16W SMT0402 LR	
KBCSMI#	R173	10KQ 5% 1/16W SMT0402 LR	



BT_ON#	R76	10KΩ 5% 1/16W SMT0402 LR
GPIO9	R88	10KΩ 5% 1/16W SMT0402 LR
GPIO10	R63	10KΩ 5% 1/16W SMT0402 LR
GPIO12	R89	10KΩ 5% 1/16W SMT0402 LR
LCD_ID0	R160	10KΩ 5% 1/16W SMT0402 LR
LCD_ID1	R97	10KΩ 5% 1/16W SMT0402 LR



Only for CE260 & CE261 Panel circuit.



CPT_ADJ PIN : FOR PANEL LED ENABLE & BRIGHTNESS CONTROL.



HannStar 8.9"W WSVGA 1024*600
(HSD089IFW1-A IF: LVDS Digital)
(PANEL SIDE / MB SIDE)

01	18	GND	11	29	RxIN1-	21	NC	31	12	VLED_GND
02	01	VDD (+3.3V)	12	28	RxIN1+	22	15	32	13	VLED_GND
03	02	VDD (+3.3V)	13	30	GND	23	NC	33	14	VLED_GND
04	04	VEDID (+3.3V)	14	23	RxIN2-	24	NC	34	NC	NC
05		NC	15	22	RxIN2+	25	16	35	NC	NC
06	09	CLKEDID	16	24	GND	26	NC	36	NC	NC
07	10	DATAEDID	17	20	RxCLKIN-	27	NC	37	NC	NC
08	26	RxIN0-	18	19	RxCLKIN+	28	17	38	11	ADJ
09	25	RxIN0+	19	21	GND	29	06	39	NC	NC
10	27	GND	20		NC	30	07	40	NC	NC

20080401A-CE262 V0.3 (CE2A1 V0.1) USE.
* EN PIN : PWM frequency min: 120Hz, max: 25KHz
("HIGH" = 1.7V-5.5V, "LOW" = 0V-0.4V)
* LCD cable need to twist by pair.

CPT 7" TFT LCD (CLAA070LC0ECT)
(CPT DOC. NO. SPEC-CLAA070LC0ECT-FIC-070314)
(PANEL SIDE / MB SIDE) (LVDS CLK Frequency 25MHz ~ 32MHz)

01		AVSS	11	RxIN1-	21	NC
02		VCC (LCD/3.3V)	12	RxIN1+	22	AVSS
03		VCC (LCD/3.3V)	13	AVSS	23	NC
04		NC	14	RxIN2-	24	VDD (LED / 5V)
05		ADJ	15	RxIN2+	25	VDD (LED / 5V)
06		NC	16	AVSS	26	VDD (LED / 5V)
07		NC	17	RxCLK-	27	NC
08		RxIN0-	18	RxCLK+	28	AVSS
09		RxIN0+	19	AVSS	29	NC
10		AVSS	20	NC	30	NC

20080401A-CE262 V0.2 USE
/ CE2A1 CANCEL THE SPEC.





First International Computer, Inc.
5FL NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2) 8751-8751


File: CW0A0
Size: C Document Number: LCD CONN Rev: 0.1
Date: Thursday, June 26, 2008 Sheet: 23 of 47

20080625-EMI SOLUTION

HDD I/F




INT. K/B



20061116A-InnovACE K/B SPEC.

PIN 3 & PIN 22 SHORT
PIN 6 & PIN 25 SHORT
PIN 27, 28 SHORT --- US & UK
PIN 27, 28 OPEN --- JP

20061124A-Follow ME PIN-1



First International Computer, Inc. 5FL, NO.300, Yang Guang St., NeiHu 114, TAIPEI, TAIWAN, R.O.C. (886-2) 8751-8751	
Title: CW0A0	
Size: C	Document Number: HDD / DOM
Date: Thursday, June 26, 2008	Sheet: 24 of 47
Rev: 0.1	

PM_RSTB# should go high no sooner than 10ms after both Vccsus3_3 and Vccsus1_5 have reached their nominal voltage

Rise edge : 1-2us

ICH7m Spec : less 50us

3VDDA

R262
1KQ 5% 1/16W SMT0402 LR(NU)

10mil

U13
5 1
1 VCC TC
2 SUB
3 GND
4 OUT

C184
1000pF 50V 10% SMT0402 X7R LR(NU)

LNR-IC PST19228NR 2.8V SOT-25 5PIN MITSUMI LR(NU)

3VDDA

R260
1KQ 5% 1/16W SMT0402 LR(NU)

PM_RSTB# 20.39

D27

Q13
PNP RT1P441M-T111-1 -50V -100mA SC-70 3PIN IDC LR(NU)



DIODE SWITCHING 1SS355 80V 100mA SOD-323 2PIN PSI LR(NU)

39.44

DON



 First International Computer, Inc. 5FL NO.300, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, R.O.C (886-2)8751-8751	
Title	
CW0A0	
Size C	Document Number
Reset Circuit	
Date:	Rev
Date: June 26, 2008	0.1
Sheet	25 of 47

SPI Interface







20061125A-CHANGE SCREW TYPE.


20061110A-DON'T ADD SCREW FOR HDD.







20080424-UPDATE




20080109A-ADD



20080402-UPDATE



COUPON 4X2




20080109A-ADD

First International Computer, Inc.
SPL NO.300,Yang Guang SL,NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2) 8751-8751

Title			CW0A0
Size	Document Number	Rev	
C		0.1	
Date: Thursday, June 25, 2008			Sheet 26 of 47


10,18,20,21,23,25,27,28,29,35,36,38,39,41,44,45 3VDDA ○—○3VDDA

ok




PCIE Mini Card for Wireless Lan

Please close to mini card
each pin



CW0A0 TR V0.2 ADD POWER CONTROL CIRCUIT.


20080624-FOR BATTERY LIFE. WLAN ON/OFF BY GPIO (RF_ON#)




10,18,20,21,23,25,26,27,29,35,36,38,39,41,44,45 3VDVA ○ ○ 3VDVA

10,12,13,14,16,17,18,19,20,21,22,23,24,25,27,29,31,32,33,36,38,39,43,44 3VDDM ○ ○ 3VDDM


9,12,13,14,18,21,27,45 1.5VDDM ○ ○ 1.5VDDM



GND_POWER



60 mils wide





Layout Guide


- 1.The Lan Chip should be placed as close as possible to the transfer.
2. The resistor connected to RSET pin should be placed near to the Lan Chip, and away from signal traces(ex:MDIO+/-) and clock signals as far as possible.
3. The transfer should be placed as close as possible to the RJ45 connector.
4. The crystal should be placed far away from I/O ports and high frequency signal.
5. The termination resistors and capacitors should be placed closely to the Lan Chip.
6. The decoupling capacitors should be placed as close as possible to the power pins,such that the distance from IC power pin to the capacitor is within 200mils.
7. Traces routed from the Lan Chip to the transfer,and to the RJ45 connector should be as short as possible.
8. The 10-12cm maximum length between Lan Chip and transfer is achievable only when there's no interferences around.
9. All 4 pairs of the differential resister(49.9k) must close to Lan Chip,and make them(4pairs) as same as distant.
- 10.PLACE GND PLANE AS LARGE AS POSSIBLE
- 11.If power pins are next to each other and there is not much room to accommodate multiple capacitors,then the power pins can share the same capacitors.
- 12.It's important to separate digital signals from analog signals.If it is unavoidable to cross digital signals with analong power do it at 90 degree angle.
13. The digital power plane should be separated from analog areas.
14. All analog decoupling capacitors should be placed as close to the IC as possible and the traces should be short.
- 15.The Lan Chip pin 1 facing the transformer,then you can make the signal shorter.

Layout Guide

1. In addition,it is also important to keep the gap between Chassis GND and System GND to be wider than 60mils for better Isolation requirement.
- 2.The analog GND pins must maintain a good ground return path.
3. All 4 pairs trace width of 4pair is 4mil.It's 10mil between 2 trace(+/-),It's morethan 50mil spacing different differential pairs.



LAN RJ45 JACK




FIC International Computer, Inc.


2FL_NO300 Yang Guang St., NeiHu,
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Title			CW0A0
Size	Document Number	Rev	
C	Transformer /LAN CNN	0.1	
Date:	Thursday, June 26, 2008	Sheet	30 of 47


Mode Select




RESET






INTERFACE



X'TAL



POWER



Confidential


First International Computer, Inc.
SFL NO.300,Yang Guang St,NaiHu
114 TAIPEI, TAIWAN, ROC
(886-2) 8751-8751

Title		
CW0A0		
Size	Document Number	Rev
C	Cardreader AU6371	0.1
Date:	Thursday, June 25, 2008	Sheet 31 of 47

10mil GND_POWER
10mil 10mil 14MCLK_AC97
10mil 10mil GND_POWER


AC97/HDA CODEC DUAL LAYOUT
AC97 USE VIA VT1708

A_GND	10mil
LINE_OUT_L	10mil
A_GND	10mil
LINE_OUT_R	10mil
A_GND	10mil




Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7 (stripline) 5 on 7 (microstrip)	L1 = 0.5"-2.5" L2 <= 0.1" L3 = 1"-8"

*** L3 can be extended up to 15" if HD Audio docking is not used



Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7 (stripline) 5 on 7 (microstrip)	L1 = 0.1"-15" L2 <= 0.5"




*** Breakout can be routed 4 on 4 up to 500 mils



CODEC POWER:		
AVDD1	5V or 3.3V	Analog power for mixer and amplifier
AVDD2	5V or 3.3V	Analog power for DACs and ADCs
DVDD	3.3V	Digital core power for core logic
DVDD I/O	3.3V or 1.5V	Digital I/O power for HDA link.
FVDD1	5V	Power supply for full-bridge left channel
FVDD2	5V	Power supply for full-bridge right channel



CODEC POWER



PCB layout diagram for the Realtek MIC1IN and MIC2IN sections. The diagram shows the connection of a 25J-S351-S22 DIP PHONE JACK 8PIN LR to the MIC1IN_ID pin (32) and MIC1IN_R (32) pins. It includes various passive components like resistors (R344, R343, R345), capacitors (C288, C291, C292), and inductors (L56, L57, L26, L27). The layout is color-coded: red for power and ground, blue for signal, and green for Realtek recommendations. A note box at the bottom states: 'NOTE MIC1IN, MIC2IN, INTERNAL_MIC 請包AGROUND'.

The schematic diagram illustrates the audio input section of the TI-84 Plus CE II calculator. It features two microphone inputs, IN_MIC_L and IN_MIC_R, each connected to a preamplifier (U19A and U19B) and a signal processor (U19C and U19D). The inputs are connected to a 10KΩ resistor (R323) and a 10KΩ resistor (R338) respectively. The preamplifiers are connected to a 10KΩ resistor (R324) and a 10KΩ resistor (R339) respectively. The signal processors are connected to a 10KΩ resistor (R325) and a 10KΩ resistor (R340) respectively. The outputs of the signal processors are connected to the INMIC_VREF and INMIC_DATA pins of the CN8 connector. The diagram also shows the connection of the microphone inputs to the INMIC_L and INMIC_R pins of the CN8 connector. The components are labeled with their values and part numbers, and the connections are color-coded: red for power, blue for ground, and green for signal.

Component Values and Part Numbers:

- Resistors:** R321 (4.7KΩ 5% 1/16W SMT0402 LR(NU)), R322 (0Ω 5% 1/16W SMT0402 LR(NU)), R323 (10KΩ 1% 1/16W SMT0402 LR(NU)), R324 (10KΩ 5% 1/16W SMT0402 LR(NU)), R325 (10KΩ 5% 1/16W SMT0402 LR(NU)), R326 (0Ω 5% 1/16W SMT0402 LR), R327 (0Ω 5% 1/16W SMT0402 LR), R328 (0Ω 5% 1/16W SMT0402 LR), R329 (10KΩ 5% 1/16W SMT0402 LR(NU)), R330 (10KΩ 5% 1/16W SMT0402 LR(NU)), R331 (10KΩ 5% 1/16W SMT0402 LR(NU)), R332 (10KΩ 5% 1/16W SMT0402 LR(NU)), R333 (10KΩ 5% 1/16W SMT0402 LR(NU)), R334 (10KΩ 5% 1/16W SMT0402 LR(NU)), R335 (10KΩ 5% 1/16W SMT0402 LR(NU)), R336 (0Ω 5% 1/16W SMT0402 LR(NU)), R337 (4.7KΩ 5% 1/16W SMT0402 LR(NU)), R338 (10KΩ 1% 1/16W SMT0402 LR(NU)), R339 (10KΩ 5% 1/16W SMT0402 LR(NU)), R340 (10KΩ 5% 1/16W SMT0402 LR(NU)), R341 (10KΩ 5% 1/16W SMT0402 LR(NU)), R342 (10KΩ 5% 1/16W SMT0402 LR(NU)), R343 (10KΩ 5% 1/16W SMT0402 LR(NU)), R344 (10KΩ 5% 1/16W SMT0402 LR(NU)), R345 (10KΩ 5% 1/16W SMT0402 LR(NU)), R346 (10KΩ 5% 1/16W SMT0402 LR(NU)), R347 (10KΩ 5% 1/16W SMT0402 LR(NU)), R348 (10KΩ 5% 1/16W SMT0402 LR(NU)), R349 (10KΩ 5% 1/16W SMT0402 LR(NU)), R350 (10KΩ 5% 1/16W SMT0402 LR(NU)), R351 (10KΩ 5% 1/16W SMT0402 LR(NU)), R352 (10KΩ 5% 1/16W SMT0402 LR(NU)), R353 (10KΩ 5% 1/16W SMT0402 LR(NU)), R354 (10KΩ 5% 1/16W SMT0402 LR(NU)), R355 (10KΩ 5% 1/16W SMT0402 LR(NU)), R356 (10KΩ 5% 1/16W SMT0402 LR(NU)), R357 (10KΩ 5% 1/16W SMT0402 LR(NU)), R358 (10KΩ 5% 1/16W SMT0402 LR(NU)), R359 (10KΩ 5% 1/16W SMT0402 LR(NU)), R360 (10KΩ 5% 1/16W SMT0402 LR(NU)), R361 (10KΩ 5% 1/16W SMT0402 LR(NU)), R362 (10KΩ 5% 1/16W SMT0402 LR(NU)), R363 (10KΩ 5% 1/16W SMT0402 LR(NU)), R364 (10KΩ 5% 1/16W SMT0402 LR(NU)), R365 (10KΩ 5% 1/16W SMT0402 LR(NU)), R366 (10KΩ 5% 1/16W SMT0402 LR(NU)), R367 (10KΩ 5% 1/16W SMT0402 LR(NU)), R368 (10KΩ 5% 1/16W SMT0402 LR(NU)), R369 (10KΩ 5% 1/16W SMT0402 LR(NU)), R370 (10KΩ 5% 1/16W SMT0402 LR(NU)), R371 (10KΩ 5% 1/16W SMT0402 LR(NU)), R372 (10KΩ 5% 1/16W SMT0402 LR(NU)), R373 (10KΩ 5% 1/16W SMT0402 LR(NU)), R374 (10KΩ 5% 1/16W SMT0402 LR(NU)), R375 (10KΩ 5% 1/16W SMT0402 LR(NU)), R376 (10KΩ 5% 1/16W SMT0402 LR(NU)), R377 (10KΩ 5% 1/16W SMT0402 LR(NU)), R378 (10KΩ 5% 1/16W SMT0402 LR(NU)), R379 (10KΩ 5% 1/16W SMT0402 LR(NU)), R380 (10KΩ 5% 1/16W SMT0402 LR(NU)), R381 (10KΩ 5% 1/16W SMT0402 LR(NU)), R382 (10KΩ 5% 1/16W SMT0402 LR(NU)), R383 (10KΩ 5% 1/16W SMT0402 LR(NU)), R384 (10KΩ 5% 1/16W SMT0402 LR(NU)), R385 (10KΩ 5% 1/16W SMT0402 LR(NU)), R386 (10KΩ 5% 1/16W SMT0402 LR(NU)), R387 (10KΩ 5% 1/16W SMT0402 LR(NU)), R388 (10KΩ 5% 1/16W SMT0402 LR(NU)), R389 (10KΩ 5% 1/16W SMT0402 LR(NU)), R390 (10KΩ 5% 1/16W SMT0402 LR(NU)), R391 (10KΩ 5% 1/16W SMT0402 LR(NU)), R392 (10KΩ 5% 1/16W SMT0402 LR(NU)), R393 (10KΩ 5% 1/16W SMT0402 LR(NU)), R394 (10KΩ 5% 1/16W SMT0402 LR(NU)), R395 (10KΩ 5% 1/16W SMT0402 LR(NU)), R396 (10KΩ 5% 1/16W SMT0402 LR(NU)), R397 (10KΩ 5% 1/16W SMT0402 LR(NU)), R398 (10KΩ 5% 1/16W SMT0402 LR(NU)), R399 (10KΩ 5% 1/16W SMT0402 LR(NU)), R400 (10KΩ 5% 1/16W SMT0402 LR(NU)), R401 (10KΩ 5% 1/16W SMT0402 LR(NU)), R402 (10KΩ 5% 1/16W SMT0402 LR(NU)), R403 (10KΩ 5% 1/16W SMT0402 LR(NU)), R404 (10KΩ 5% 1/16W SMT0402 LR(NU)), R405 (10KΩ 5% 1/16W SMT0402 LR(NU)), R406 (10KΩ 5% 1/16W SMT0402 LR(NU)), R407 (10KΩ 5% 1/16W SMT0402 LR(NU)), R408 (10KΩ 5% 1/16W SMT0402 LR(NU)), R409 (10KΩ 5% 1/16W SMT0402 LR(NU)), R410 (10KΩ 5% 1/16W SMT0402 LR(NU)), R411 (10KΩ 5% 1/16W SMT0402 LR(NU)), R412 (10KΩ 5% 1/16W SMT0402 LR(NU)), R413 (10KΩ 5% 1/16W SMT0402 LR(NU)), R414 (10KΩ 5% 1/16W SMT0402 LR(NU)), R415 (10KΩ 5% 1/16W SMT0402 LR(NU)), R416 (10KΩ 5% 1/16W SMT0402 LR(NU)), R417 (10KΩ 5% 1/16W SMT0402 LR(NU)), R418 (10KΩ 5% 1/16W SMT0402 LR(NU)), R419 (10KΩ 5% 1/16W SMT0402 LR(NU)), R420 (10KΩ 5% 1/16W SMT0402 LR(NU)), R421 (10KΩ 5% 1/16W SMT0402 LR(NU)), R422 (10KΩ 5% 1/16W SMT0402 LR(NU)), R423 (10KΩ 5% 1/16W SMT0402 LR(NU)), R424 (10KΩ 5% 1/16W SMT0402 LR(NU)), R425 (10KΩ 5% 1/16W SMT0402 LR(NU)), R426 (10KΩ 5% 1/16W SMT0402 LR(NU)), R427 (10KΩ 5% 1/16W SMT0402 LR(NU)), R428 (10KΩ 5% 1/16W SMT0402 LR(NU)), R429 (10KΩ 5% 1/16W SMT0402 LR(NU)), R430 (10KΩ 5% 1/16W SMT0402 LR(NU)), R431 (10KΩ 5% 1/16W SMT0402 LR(NU)), R432 (10KΩ 5% 1/16W SMT0402 LR(NU)), R433 (10KΩ 5% 1/16W SMT0402 LR(NU)), R434 (10KΩ 5% 1/16W SMT0402 LR(NU)), R435 (10KΩ 5% 1/16W SMT0402 LR(NU)), R436 (10KΩ 5% 1/16W SMT0402 LR(NU)), R437 (10KΩ 5% 1/16W SMT0402 LR(NU)), R438 (10KΩ 5% 1/16W SMT0402 LR(NU)), R439 (10KΩ 5% 1/16W SMT0402 LR(NU)), R440 (10KΩ 5% 1/16W SMT0402 LR(NU)), R441 (10KΩ 5% 1/16W SMT0402 LR(NU)), R442 (10KΩ 5% 1/16W SMT0402 LR(NU)), R443 (10KΩ 5% 1/16W SMT0402 LR(NU)), R444 (10KΩ 5% 1/16W SMT0402 LR(NU)), R445 (10KΩ 5% 1/16W SMT0402 LR(NU)), R446 (10KΩ 5% 1/16W SMT0402 LR(NU)), R447 (10KΩ 5% 1/16W SMT0402 LR(NU)), R448 (10KΩ 5% 1/16W SMT0402 LR(NU)), R449 (10KΩ 5% 1/16W SMT0402 LR(NU)), R450 (10KΩ 5% 1/16W SMT0402 LR(NU)), R451 (10KΩ 5% 1/16W SMT0402 LR(NU)), R452 (10KΩ 5% 1/16W SMT0402 LR(NU)), R453 (10KΩ 5% 1/16W SMT0402 LR(NU)), R454 (10KΩ 5% 1/16W SMT0402 LR(NU)), R455 (10KΩ 5% 1/16W SMT0402 LR(NU)), R456

trace 20mil

32 SPKOUTL- SPKOUTL- L39 0.5% 1/10W SMT0603 LR

33 SPKOUTL+ SPKOUTL+ L41 0.5% 1/10W SMT0603 LR


34 SPKOUTR- SPKOUTR- L42 0.5% 1/10W SMT0603 LR

35 SPKOUTR+ SPKOUTR+ L43 0.5% 1/10W SMT0603 LR

C366 1uF 10V 10% SMT0603 X5R TDK LR(NJ) CN3

C373 1uF 10V 10% SMT0603 TDK LR(NJ)

20-24462-11 CON ACES 88296-04001-06 SMT gold flash 4 PIN H=1.9mm LR



JP19
SPRING Ray Home 7Lx2.5Wx7.5H RHC-CP-75802 LR

JP5
SPRING Ray Home 7Lx2.5Wx7.5H RHC-CP-75802 LF

32 3VDDM_AUDIO ○ 3VDDM_AUDIO







32 AVDDS ○ AVDDS

36,37,43,44,45 5VDDM ○ 5VDDM

 **First International Computer, Inc.**
5FL., NO. 300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Title		CW0A0	
Size	Document Number	Rev	
C	HP OUT & MIC IN	0.	
Date:	Thursday, June 26, 2008	Sheet	33 of 47

NC FOR 8.9" PANEL



First International Computer, Inc.
5FL, NO.300, Yang Guang St., NeiHu
114, TAIPEI, TAIWAN, R.O.C.
(886-2) 8751-8751

File		CW0A0
Size	Document Number	Rev
C	EXT USB / GPS / WEB-CAM	0.1
Date:	Thursday, June 26, 2008	Sheet 34 of 47

BLUETOOTH CNN

NC FOR 8.9" PANEL

TOUCH SCREEN & MODULE USB/POWER CNN


20070129A-ADD, SPEC CHANGE. NEED TO TURN OFF PWR WHEN S3.

Billionton Bluetooth Module / GUBTCR42M

Power Consumption

Idle Mode: 40mA
TX Continuous: 63mA
3.3V +/- 5%

PIN 1: +3.3V~+5V
PIN 2: GND
PIN 3: USB_D-
PIN 4: USB_D+
PIN 5: LED
PIN 6: Reserved / BT_ACTIVE
PIN 7: Reserved / WLAN_ACTIVE
PIN 8: BT_ON#




21,24,34,38,44,45 3VDDA
10,18,20,21,23,25,26,27,28,29,36,38,39,41,44,45 3VDDA
10,21,22,23,24,32,36,37,43,44,45 3VDDM
10,12,13,14,16,17,18,19,20,21,22,23,24,25,27,28,29,31,32,33,36,38,39,43,44 3VDDM




First International Computer, Inc.
5FL NO.300,Yang Guang St,NaiHu
114 TAIPEI, TAIWAN, ROC
(886-2) 8751-8751

Title			CW0A0
Size	Document Number	Rev	
C	BT / Touch Screen Cnn	0.1	
Date:	Thursday, June 26, 2008	Sheet	35 of 47



LID Switch




CW0A1 Micro pad CNN



CW0A0 Micro pad CNN




Keyboard language DIP SWITCH




KBSEL2	KBSEL1	
ON	ON	UK Keyboard
OFF	OFF	Reserved
OFF	OFF	JP Keyboard
OFF	OFF	US Keyboard

CMOS_CLEAR#	ON	Reset RTC
	OFF	NONE
CRISIS#	ON	CRISIS mode
	OFF	Normal



- 24,38,39,44,45 PMU5V ○ PMU5V
- 21,24,34,38,44,45 5VDDA ○ 5VDDA
- 10,18,20,21,23,25,26,27,28,29,35,38,39,41,44,45 3VDDA ○ 3VDDA
- 10,12,13,14,16,17,18,19,20,21,22,23,24,25,27,28,29,31,32,33,38,39,43,44 3VDDM ○ 3VDDM
- 10,21,22,23,24,32,37,43,44,45 5VDDM ○ 5VDDM

2008_04_10 Change TP
control method by
USB Hub




2007_06_06 Change
from 15pF to 10pF.
Follow X'tal vendor
recommend

[illegible]

For CW0A0

Wireless indicator

0A0:Charger LED 0A1:HDD LED




Battery Charge


Power

Wireless


0A0:Power LED 0A1:Charger LED



Power button and LED



For CW0A1



Status Indicator SPEC:


Power On Status.

Battery Status.

RF Status.

HDD / NAND Flash Status.

CAPS Lock.



Battery status indicator by 2 colors LED
-->Charge state: green ;
--> Battery Low State: Amber (8% -> shut down)

POWER

CHARGER

HDD



WIRELESS

CapsLock


First International Computer, Inc.
3FL NO.300,Yang Guang SILNaiHu
114 TAIPEI, TAIWAN, ROC
(883-2)8751-8751

Title		CW0A0
Size	Document Number	LED/POWER SW
Date	Thursday, June 26, 2008	Sheet 38 of 47

SYSTEM POWER OVP




Diamondville Power Block(Maxim solution)




- Signal
- Power Path
- LDO
- Amplifier
- B Bead
- D Diode
- F Fuse
- S Switch
- SP Switching Power Converter



ADPOUT1




BATT CNN



Charger






- 23,41,42,45 DCIN
- 21,24,34,38,44,45 SVDDA
- 10,12,13,14,16,17,18,19,20,21,22,23,24,25,27,28,29,31,32,33,36,38,39,44 3VDDM
- 9 VCORE_CPU
- 10,21,22,23,24,32,36,37,44,45 SVDDM



First International Computer, Inc.
SFL NO.300,Yang Guang Si,NaiHu
114 TAIPEI, TAIWAN, R.O.C
(886-2) 8751-8751

Title CW0A0		
Size C	Document Number CPU Core Power	Rev 0.1
Date: Thursday, June 26, 2008 Sheet 43 of 47		

PMU5V, PMU3V, 5VDDA/S/M, 3VDDA/S/M, 1.5VDDA



MODULE TRANSFER BOARD (MODULEXF)

ok

		First International Computer, Inc. 5FL NO.300,Yang Guang St,NaiHu 114 TAIPEI, TAIWAN, ROC (886-2) 8751-8751	
Title		CW0A0	
Size	Document Number	Rev	
C	MODULE TRANSFER BOARD	0.1	
Date: Thursday, June 26, 2008		Sheet	46 of 47

