

Model : P72IA0

Intel Yonah CPU + 945PM / ICH7-M Chipset

Revision History

09/2005	RA
11/2005	RB
12/2005	RC



PG01 INDEX
PG02 SYSTEM BLOCK DIAGRAM
PG03 POWER DIAGRAM & SEQUENCE
PG04 GPIO & POWER CONSUMPTION
PG05 CPU Yonah-1/2
PG06 CPU Yonah-2/2
PG07 CLOCK GEN ICS9LPR310
PG08 NB 945PM-HOST -1/5
PG09 NB 945PM VGA_PCIEXPR-2/5
PG10 NB 945PM DDR_MEM SYSTEM-3/5
PG11 NB 945PM POWER-4/5
PG12 NB 945PM VSS_NCTF-5/5
PG13 DDR2 CHANNELA,B
PG14 Termination / SMP / DC IN
PG15 PWR S/W& LCD/INVERTOR/CRT/TV
PG16 SB ICH7-MDH -1/3
PG17 SB ICH7-MDH -2/3
PG18 SB ICH7-MDH -3/3
PG19 HDD / CD-ROM

PG20 WIRELESS / NEW CARD / EMI
PG21 I/O PORT CON
PG22 AUD PWR / FAN CTL
PG23 GIGA LAN RTL8110SBL
PG24 IEEE1394A TSB43AB22A
PG25 EC IT8510E / BIOS / TP CON
PG26 VGA MXM CON
PG27 CPU_CORE (ISL6262)
PG28 1.05V/1.5V/1.8V/2.5V/0.9V
PG29 +3.3V/+5V/+12V
PG30 VCC SW/+1.05VS/+1.5VS
PG31 BATT IN / Charger
PG32 RAID IC VT6421
PG33 Appendix A. Ver. History


UNIWILL COMPUTER CORP.

Title			
P53IA0			
Size	Document Number	Rev	
3220	INDEX	C	
Date:	Monday, February 06, 2006	Sheet	1 of 33


P72IA0/P53Ix0 BLOCK DIAGRAM



POWER BLOCK DIAGRAM



POWER Sequence



EC Control Pin

UNIWILL COMPUTER CORP.			
File	P53IA0		
Size	Document Number	POWER DIAGRAM	
C	3220	Rev	
Date		Monday, February 06, 2006	Sheet 3 of 33

ICH6-M GPIO	
GPI0	BM_BUSY#
GP7	
GP8	EC_EXTSMI#
GPI11	SMB_ALERT#
GPI12	
GPI13	
GP018	PM_STPPCI_ICH#
GP019	
GP020	PM_STPCPU_ICH#
GP021	TPM_EN
GP023	
GPI024	
GPI025	
GPI026	SATA0_GP
GPI027	
GPI028	
GPI029	PNLSW1
GPI030	PNLSW2
GPI031	PNLSW0
GPI032	PM_CLKRUN#
GPI033	
GPI034	

ITE8510E GPIO	
GPCF0	RF_SW#
GPCF1	SILENT#
GPCF2	IR_PS2CLK1
GPCF3	IR_PS2DAT1
GPCF4	TP_CLK
GPCF5	TP_DATA
GPCF6	MAIL#
GPCF7	BROWSER#
GPI0	SCROLL#
GPI1	CAPS#
GPI2	NUM#
GPI3	CHG_R_LED#
GPI4	CHG_G_LED#
GPI5	SUSLED_LED#
GPI6	VOLMAX
GPH0	+1.8V_DDR_ON
GPH1	+1.8V_ON
GPH2	+1.05VS_ON
GPH3	+3.3VS_ON
GPH4	+5V_ON
GPH5	SET_V
GPH6	+1.5VS_ON
GPH7	VCORE_ON
GP64	TP_DISABLE
GP65	LCDSW
GP66	MUTE#
GP67	EXTTS#0
GP80	CELERON_VO_DET
GPB1	CPPE#
GPB2	PM_RSMRST#
GPB3	BAT_SMBCLK
GPB4	BAT_SMBDAT
GPB5	H_A20GATE
GPB6	H_RCIN#
GPB7	RFLED_ON#
GPE0	NA
GPE1	CPU_BSEL0
GPE2	NA
GPE3	NA
GPE4	PWRSW
GPE5	LID#
GPE6	PCM#
GPE7	PM_SLP_S3#
GPD0	ADAP_IN
GPD1	REMOTE_ON#
GPD2	PCI_RST#/PLT_RST#
GPD3	EC_EXTSMI#
GPD4	PM_SLP_S4#
GPD5	PM_THROTTLING#
GPD6	FAN_SPD#
GPD7	EC_PREST#
GPA0	BT1_BEEP
GPA1	EC_VID1
GPA2	EC_VID2
GPA3	EC_VID3
GPA4	EC_VID4
GPA5	SMP1_EN#
GPA6	SMP2_EN#
GPA7	PWRBTN#

ITE8510E GPIO	
GPC0	PWROK
GPC1	BAT2_SMBCLK
GPC2	BAT2_SMBDAT
GPC3	SB_ALERT#1
GPC4	SB_ALERT#2
GPC5	TP_LED#
GPC6	CHG_ON
GPC7	SILENT_LED#
ADC0	BAT_TEMP
ADC1	ADAPTOR_I
ADC2	DDR2_TEMP
ADC3	VGA_TEMP
DAC0	BRIGHTADJ
DAC1	CHG_I
DAC2	FAN_CTRL0
DAC3	NA

CPU				
CPU CORE(V)	ICC(mA)	W	TEMP(℃)	
2.0G	1.525	35.7	54.3	69
2.2G	1.525	37.5	57.1	70
2.26G	1.525	38.1	58.0	70
2.4G	1.525	39.3	59.8	71
2.5G	1.525	40	61.0	72
2.53G	1.525	40.4	61.5	72
2.6G	1.525	41.05	62.6	72
2.66G	1.525	43.35	66.1	74
2.8G	1.525	44.86	68.4	75
3.06G	1.525	55.9	85.2	81

MCHE			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V	108.19	0.357	70
+3.3VA	501.3	1.254	
+2.5V	1390	2.502	
+1.5V	33.4	0.084	
+VCCP	10	0.018	
+VCC-DRCR_CORE	266	0.452	

ICH6-M			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V	96	0.315	70
+3.3VA	275	0.909	
+1.5V	487	0.876	
+1.5VA	27	0.049	
+3.3VA_RTC	0.003	0.00001	

ITE8510E			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V	300	1	70



CLOCK GENERATOR			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V	180	0.594	70

ALC880			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V(DVDD)	71	0.234	70



TPA6011A4			
VCC	ICC(mA)	W	TEMP(℃)
3.3V	30	0.099W	85


ADM1032			
VCC	ICC	W	TEMP(℃)
+3.3V	170uA	0.56mW	150

UNIWILL COMPUTER CORP.			
File	P531A0		
Size	Document Number	GPIO & POWER CONSU	
C	3220		
Date	Monday, February 06, 2006	Sheet	4 of 33




	BSEL2	BSEL1	BSEL0	MHZ
PSB533	0	0	1	133
PSB667	0	1	1	166







QT1608GRL600 = 200mA
 QT1608RL120 = 200mA
 QT1608RL600 = 200 mA
 QT1608RL030 = 500mA
 QT1608RL060 = 500mA




Modify 10



UNIWILL COMPUTER CORP.


Title			P531A0		
Size			CPU Yonah-2/2		
Date			Monday, February 06, 2006		
Sheet			6 of 33		

Reserved FOR EMI




SELDOT , 1= Pin 14/15 DOT 96MHZ , Pin 17/18 LCDCLK
0= Pin 14/15 27MHZ Fix/SS Pin 17/18 PCIEX

Bsel [0,2]
Vil = 0.3
Vih = 0.7



Modify 8





$C_e = 2 * CL - (C_s + C_i)$
CL = Crystal Load Cap = 20P
Ci = IC internal Cap = 5P
Cs = 2P
Ce = Crystal external Cap = 33P

REQ1# = PCI-E 0,6
REQ2# = PCI-E 1,8
REQ3# = PCI-E 2,4
REQ4# = PCI-E 3,5,7


	FS4	FS3	BSEL2 FSLC	BSEL1 FSLB	BSEL0 FSLA	CPU MHZ	PCI MHZ	PCI-E MHZ	SPREAD %
PSB533	0	0	0	0	1	133	33	100	0.5% DOWN
PSB667	0	0	0	1	1	166	33	100	0.5% DOWN
PSB533	0	1	0	0	1	133	33	100	+/- 0.25% CENTER
PSB667	0	1	0	1	1	166	33	100	+/- 0.25% CENTER


FS3 , FS 4 SEETING BY I2C BUS ??????




GCLK => PCI-E & DMI (100MHZ)
DREFCLK => Display PLLA (nun- ss 96MHZ)
DRESSFCLK => Display LVDS PLLB (ss 100MHZ)



UNIWILL COMPUTER CORP.		
Title		
P531A0		
Size	Document Number	Rev
3220	CLOCK GEN ICS9LPR310	C
Date:	Monday, February 06, 2006	Sheet 7 of 33














NB 1.8VS layout < 3.2A












CF6[20:18] have internal pulldown resistors.




CF6[17:3] have internal pullup resistors.





PNLSw2	PNLSw1	PNLSw0	
L	L	L	reserved
L	L	H	reserved
L	H	L	reserved
L	H	H	1280x800
H	L	L	1440x900
H	L	H	1680x1050
H	H	L	1920x1200
H	H	H	reserved









some
panel
without
bypass C
in lcd
PANNEL

change from BAS16 to
BAT54 for solving BL_ON
pulse before into S3
issue

UNIWILL COMPUTER CORP.

Title				P531A0				Rev	
Size	Document Number			PWR S/W & LCD/INVERTOR/CRT/TV				C	
	3220								
Date:	Monday, February 06, 2006			Sheet		16		of 33	



P72	
USB0	CardReader
USB1	CON(USB BD)
USB2	CON(USB BD)
USB3	NEW CARD
USB4	X
USB5	DOCKING
USB6	CON(DC BD)
USB7	CON(DC BD)

INTEL recommend 100 ohm

ICH Core Power

PCI-E



SATA

LAN controller logic



For LAN controller logic



CR-ROM






500mA Bead => 80 mils trace ?



CSEL : Master = 0 / Slave = 1

HDD




UNIWILL COMPUTER CORP.

Title			
P53IA0			
Size	Document Number	Rev C	
	3220	HDD / CD-ROM CONN	
Date:	Monday, February 06, 2006	Sheet	19 of 33

Intel PRO/Wireless 2100 LAN












The image displays three circuit diagrams illustrating different capacitor configurations:

- Top Diagram:** A parallel circuit with three capacitors (C644, C662, C330) connected to a +3.3V source. Each capacitor has a value of 4.7uF and is labeled with a tolerance of 10V_0805.
- Middle Diagram:** A series circuit with two capacitors (C663, C334) connected to a +1.5V source. Each capacitor has a value of 4.7uF and is labeled with a tolerance of 10V_0805.
- Bottom Diagram:** A single capacitor (C660) connected to a +3.3V source. The capacitor has a value of 0.1uF and is labeled with a tolerance of Y5V.




The schematic diagram illustrates the proposed 100-Gb/s 16-QAM transmitter. The circuit is composed of several stages of capacitors and resistors. The input is a 1.8V signal (VIN). The first stage consists of a series of capacitors (C362, C698, C709, C422) and resistors (C174, C204, C104, C260, C560, C389, C577, C458, C580). The signal then passes through a series of capacitors (C380, C717, C441, C706, C588, C375, C113, C115, C502, C504, C507) and resistors (C501, C361, C49, C189, C223). The final output is a 1.05V signal. A dashed box labeled "COULD DEL" indicates a section of the circuit that could be deleted.


Title				
P53IA0				
Size	Document Number			Rev C
	3220 Wireless / New Card / EMI			
Date:	Monday, February 06, 2006		Sheet	20 of 33






AMP VDD





CPU FAN CONTROL








	RTL8100C	RTL8110S / RTL8169S	RTL8110SB / RTL8169SB
AVDDH	N/A	3.3AVDD	3.3AVDD
V_12P	2.5AVDD	N/A	3.3AVDD
AVDDL	3.3AVDD	2.5AVDD	2.5AVDD
V_DAC	N/A	2.5AVDD	2.5AVDD
DVDD	2.5VDD	1.8VDD	1.2VDD
DVDD_A	N/A	1.8AVDD	1.2AVDD

















MAX1632 shutdown current : 4~10uA (SHDN# pin = low)
 MAX1632 standby power : 2.5mW ~ 4mW




	MAX1632	MAX1902	SC1404
C637	0	100pF	
C659	0	100pF	
R583	100K_OP	100K	
R312, R539	15mR, 15mR	8mR, 8mR	
C315	OP	4.7U_25V	
C325	OP	0.1U_25V	
C650, C657	0.1U_X7R	0.22U_25V	




UNIWILL COMPUTER CORP.			
Title		P72IA0	
Size	Document Number	VCC SW/+1.05VS/+1.5VS	
Customer	3220	Rev C	
Date:	Monday, February 06, 2006	Sheet	30 of 33






Modify 14


IC 2.5V I_{max} = 500 mA




CAP MUST CLOSE TO PIN
GND 0-2 MUST LINK FIRST THEN COULD TIED TO GND



CAP MUST CLOSE TO PIN






CLOSE TO VT6421







P72x mount R1065, R1066
P53x mount R1061, R1062, R1064, R1068,
C1069; C1034, C1035 --> 0 ohm

DEPEND ON M/B FROM 4.3K-6.04K



CLOSE TO VT6421

Strapping	0	1
DA0	Boot ROM exist	no boot ROM exist(default)
DA1	Normal mode (default)	Combo mode
DA2	Normal mode (default)	Combo mode



RA to RB change list

Modify 1 : Add one 0.1u_X7R C1000 to OZ818 Vref .
Modify 2 : Add one 0.1u_Y5V C1001 to U52 gate and source .
Modify 3 : Add R530 => 0 hom , R509 => 10K make sure PCI CLK will work fine.
Modify 4 : Reserve R1006 (10k_OP) for SB PM_DPRS LPVR sometimes will floating bug.
Modify 5 : Swap the mini-card TX , RX pairs .
Modify 6 : Change R190 , R620 , R621 OP .
Modify 7 : Change R611 OP , add R1000 , to make Mini-card RST from PCI_RST# to PLT_RST# .
Modify 8 : Change R171 to 100 Ohm , make sure USB 48M work fine with CLKGEN Ver.A .
Modify 9 : Swap HDD RXP and RXN signals.
Modify 10 : C417 and C418 OP .
Modify 11 : R402 change to 1.8K_1 for fine tune Vcore load-line.
Modify 12 : C454 change to 100NF , C453 change to 6.8N for improve Vcore dynamic ripple.
Modify 13 : Add L20&L21 colay with L1 for SMT require.

RB to RC change list

Modify 14 : RAID change INT from INTA# to INTB# for IRQ routing
Modify 15 : DEL L1 and L20 for SMT required
Modify 16 : Remove R1015&R1016 for WLAN issue
Modify 17 : R326&R327 change from 20K to 24.9K ohm for solving CD gain issue.
Modify 18 : R196 change from 10K to 100P for solving ESD issue.
Modify 19 : R520 change from 24.9 to 22.6 ohm for solving SATA Eye-pattern fail issue.