

Model : L53II0

PCB P/N:37GL53010-A1
PCBA
P/N:82GL53010-A1

Intel Merom CPU + 965GM + ICH8-M Chipset

PG01 INDEX
PG02 SYSTEM BLOCK DIAGRAM
PG03 POWER DIAGRAM & SEQUENCE
PG04 GPIO & POWER CONSUMPTION
PG05 CPU Merom-1/2
PG06 CPU Merom-2/2
PG07 CLOCK GEN ICS 9LPRS365
PG08 NB HOST -1/5
PG09 NB VGA_PCIEXPRESS-2/5
PG10 NB DDR_MEM SYSTEM-3/5
PG11 NB POWER-4/5
PG12 NB VSS_NCTF-5/5
PG13 DDR2 SODIMM
PG14 Termination / SMP-II
PG15 LCD&S_VIDIO&CRT&WEBCAM&BLUETOOTH
PG16 ICH8-CPU/STAT/IDE -1/3
PG17 ICH8-IO/GPIO/USB/SYS -2/3
PG18 ICH8-POWER -3/3
PG19 Mini card/ODD/SATA Con/FAN
PG20 GL827 Card Reader
PG21 1394/CARD READER (OZ128)
PG22 3G/DEBUG/NEW Card /USB Con
PG23 AUDIO/LED/SW BD/TP CON/BIOS
PG24 10_100M LAN RTL8101E
PG25 EC-IT8512E
PG26 SYSTEM POWER (MAX87344)
PG27 1.5VS/1.05V/0.9V_DDR2
PG28 GFX CORE (ISL6263)
PG29 CPU CORE(ISL6262A)
PG30 +1.8V(OZ811)
PG31 BATT IN / Charger
PG32 VCC SW / VIN SW
PG33 Appendix A. Ver. History

L53II0 M/B and Daughter P/N LIST:

82GL53010-A1 37GL53010-A1	MAIN BOARD ASSY L53II0 REV:A1 PCB MAIN BD FOR L53II0 REV:A1
80G2L7020-C0 35G2L5020-C0	AUDIO BD ASSY FOR L50II REV:C PCB AUDIO BD FOR L50II REV:C
80G8L5000-C0 35G8L5000-C0	TOUCHPAD BD FOR L50RI0 REV:C PCB TOUCHPAD BD FOR L50RI0 REV:C
80G9L5000-C0 35G9L5000-C0	MODEM BD FOR L50RI0 REV:C PCB MODEM BD FOR L50RI0 REV:C
80G5L5000-C0 35G5L5000-C0	SWITCH BD FOR L50RI0 REV:C PCB SWITCH BD FOR L50RI0 REV:C
80GPL5000-C0 35GPL5000-C0	ODD BD FOR L50RI0 REV:C PCB ODD BD FOR L50RI0 REV:C
80GJL5100-B0 35GJL5100-B0	3G BD FOR L50AIO REV:B0 PCB 3G BD FOR L50AIO REV:B0
80GYL5310-A0 35GYL5310-A0	IR BD FOR L50IIX REV:A PCB IR BD FOR L53IIX VER:A

PCB STACK UP

LAYER1:TOP
LAYER2:GND
LAYER3:IN1
LAYER4:IN2
LAYER5:GND1
LAYER6:IN3
LAYER7:VCC
LAYER8:BOT

L53II0 M/B Affiliated FFC/Cable P/N LIST:

80G2L7020-C0	AUDIO BD ASSY FOR L50II REV:C		
1st	29GL50041-00	FFC AUDIO L50 HB	To
2nd	29GL50041-10	FFC AUDIO L50 JH	Mother
3rd	29GL50041-20	FFC AUDIO L50 HF	board
1st	29GL50080-00	CABLE SPK 4 OHM 28N04E2 L50 FG	To
2nd	29GL50085-00	CABLE SPK HB28C 4O1.5W M.S.	Audio board

80G8L5000-C0	TOUCHPAD BD FOR L50RI0 R:C		
1st	29GL50040-00	FFC BT MB L50 HB	To
2nd	29GL50040-10	FFC BT MB L50 JH	Mother
3rd	29GL50040-20	FFC BT MB L50 HF	board
1st	29GL50043-00	FFC TP BT L50 HB	To
2nd	29GL50043-10	FFC TP BT L50 JH	Mouse
3rd	29GL50043-20	FFC TP BT L50 HF	board

80G9L5000-C0	MODEM BD FOR L50RI0 R:C		
1st	29GL50082-00	CABLE MDC L50 HL	To
2nd	29GL50082-10	CABLE MDC L50 CMI	Mother
3rd	29GL50082-20	CABLE MDC L50 FVC	board

80GPL5000-C0	SWITCH BD ASSY L50RI0 VER:C		
1st	29GL50042-00	FFC SWITCH L50 HB	To
2nd	29GL50042-10	FFC SWITCH L50 JH	Mother
3rd	29GL50042-20	FFC SWITCH L50 HF	board

80GJL5100-B0	3G BD FOR L50AIO REV:B0		
1st	29GL51083-10	CABLE FOR 3G BD HL L51A/RI	To
2nd			Mother
3rd			board


80GYL5310-A0	IR BD ASSY L53II0 VER:A		
1st	29GL51083-10		To
			Mother
			board

WEBCAM			
1st			To
			Mother
			board


BLUETOOTH			
1st			To
			Mother
			board

L53IIX


SYSTEM BLOCK DIAGRAM



SMBus Diagram



POWER BLOCK DIAGRAM



+1.8V

APL5912






+1.25VS/3A

+1.8V

EU7171

+0.9V/2A

State	Signal	+*VA	+*V	+*VS	CLOCKs
S0(FULL ON)/M0		ON	ON	ON	ON
S3(Suspend to RAM)/M1		ON	ON	OFF	ON
S4(Suspend to DISK)/M1		ON	ON	OFF	ON
S5(Soft OFF)/M1		ON	ON	OFF	ON



ICH8-M GPIO	
GPIO0	PM_BM_BUSY#
GPIO1	EC_EXTSMI#
GPIO2	INT_PIRQ#
GPIO3	INT_PIRQ#
GPIO4	INT_PIRQ#
GPIO5	INT_PIRQ#
GPIO6	BIOS_REC
GPIO7	RF_OFF#
GPIO8	BT_ON
GPIO9	WOL_EN Pull Low 100k
GPIO10	GPIO10
GPIO11	SMB_ALERT#
GPIO12	LAN_PHYPC
GPIO13	RF_OFF#
GPIO14	GPIO14
GPIO15	PM_STPPCI#
GPIO16	PM DPRSLPVR
GPIO17	3G_ON
GPIO18	GPIO18
GPIO19	SATA1GP
GPIO20	GPIO20
GPIO21	SATA0GP
GPIO22	LED_RF
GPIO23	N.C
GPIO24	CRB_SV_DET
GPIO25	PM_STPCPU#
GPIO26	PM_SLP_S4_STATE#
GPIO27	N.C(QRT_STATE0)
GPIO28	N.C(QRT_STATE1)
GPIO29	USB_OC#5
GPIO30	USB_OC#6
GPIO31	USB_OC#7
GPIO32	PM_CLKRUN#
GPIO33	HDA_DOCK_EN#
GPIO34	N.C
GPIO35	CLK_SATA_0E#
GPIO36	SATA2GP
GPIO37	SATA3GP
GPIO38	ODD_DET
GPIO39	ICH_GPIO39
GPIO40	USB_OC#1
GPIO41	USB_OC#2
GPIO42	USB_OC#3
GPIO43	USB_OC#4
GPIO48	MFG_MODE
GPIO49	H_PWRGD
GPIO50	PCI_REQ#1
GPIO51	PCI_GNT#1
GPIO52	PCI_REQ#2
GPIO53	PCI_GNT#2
GPIO54	PCI_REQ#3
GPIO55	PCI_GNT#3
GPIO(44 ~ 47)	NA

ITE8512E GPIO Pin Definition list	
GPIO0	BTL_BEEP
GPIO1	NC
GPIO2	EC_VID2
GPIO3	EC_VID3
GPIO4	EC_VID4
GPIO5	EC_VID5
GPIO6	SMP_100MV_EN#
GPIO7	SMP_50MV_EN#
GPIO8	LED_PWR
GPIO1	+3.3V_ON
GPIO2	NC
GPIO3	SMB_CLK_BAT
GPIO4	SMB_DATA_BAT
GPIO5	H_A20GATE
GPIO6	H_RCIN#
GPIO7	MUTE_AMP#
GPIO8	IR_RX
GPIO1	SMB_CLK_EC_GEN
GPIO2	SMB_DATA_EC_GEN
GPIO3	SMP2_EN#
GPIO4	PWR_KEEP
GPIO5	EC_SKIP
GPIO6	SB_PWRBTN#
GPIO7	DDR_V_SW#
GPIO8	AC_IN
GPIO1	H_PROCHOT_EC#
GPIO2	PLT_RST#
GPIO3	ECSCI#
GPIO4	EC_EXTSMI#_A
GPIO5	CHR_R
GPIO6	FAN_SPEED#
GPIO7	RF_SW_ON#
GPIO8	PM_RSMRST#
GPIO1	PM_PWROK_SB
GPIO2	PGD_IN
GPIO3	INTERNET#
GPIO4	PWR_SW
GPIO5	NEWCARD_PWRON
GPIO6	NEWCARD_PERST#
GPIO7	NEWCARD_CPPE#
GPIO8	SILENT_ON#
GPIO1	LED_CAP
GPIO2	LED_NUM
GPIO3	SILENT_LED
GPIO4	PS2_CLK_TP
GPIO5	PS2_DATA_TP
GPIO6	CHR_G
GPIO7	CHR_R
GPIO8	+CPU_CORE_ON
GPIO1	+1.05VS_ON
GPIO2	+1.5VS_ON
GPIO3	+3.3VS_ON
GPIO4	+5VS_ON
GPIO5	+1.8V_ON
GPIO6	+1.25VS_ON
GPIO1	+5V_ON
ADC0/6P10	BATT_TEMP
ADC1/6P11	ADAPTOR_I
ADC2/6P12	BAT_I
ADC3/6P13	BAT_V
ADC4/6P14	PM_SLP_S4#
ADC5/6P15	PM_SLP_S3#
ADC6/6P16	EC_CPU_200MHZ
ADC7/6P17	WEBCAM_SW

ITE8512E GPIO Pin Definition list	
GPIO0/6P10	BRIGHTNESS
GPIO1/6P11	CHG_I
GPIO2/6P12	FAN_CTRL0
GPIO3/6P13	CHG_ON
GPIO4/6P14	SENBAT_V
GPIO5/6P15	CHG_V

ITE8512E KB_Matrk interface	
KS10/ST10#	KB_SIN0
KS11/AF0#	KB_SIN1
KS10/ST10#	KB_SIN2
KS13SLIN#	KB_SIN3
KS14	KB_SIN4
KS15	KB_SIN5
KS16	KB_SIN6
KS17	KB_SIN7
KS08/PD0	KB_SOUT0
KS01/PD1	KB_SOUT1
KS02/PD2	KB_SOUT2
KS02/PD3	KB_SOUT3
KS02/PD4	KB_SOUT4
KS02/PD5	KB_SOUT5
KS02/PD6	KB_SOUT6
KS02/PD7	KB_SOUT7
KS08/ACK#	KB_SOUT8
KS09/BSY	KB_SOUT9
KS018/PE	KB_SOUT10
KS011/ERRH	KB_SOUT11
KS012/SLCT	KB_SOUT12
KS013	KB_SOUT13
KS014	KB_SOUT14
KS015	KB_SOUT15

ITE8512E SPI Flash ROM interface	
FLFRAME#/GP2	FLFRAME#
FLAD0/SCE#	SPI_CE#
FLAD1/S1	SPI_DIN
FLAD2/S2	SPI_DOUT
FLAD3/GP6	N.C
FLCLK/SCK	SPI_CLK
FLRST#/WU17/6P67/TM	N.C

ITE8512E System & LPC Bus	
LAD0	LPC_AD0
LAD1	LPC_AD1
LAD2	LPC_AD2
LAD3	LPC_AD3
SERIRQ	INT_SERIRQ
LFRAME#	LPC_FRAME#
LPCLK	CLK_PCI_LPC
WRST#	LRST#

ITE8512E Clock	
CK32K	EC32KI
CK32KE	EC32KO

ITE8512E Power	
VSTBY0	+3.3VA
VSTBY1	+3.3VA
VSTBY2	+3.3VA
VSTBY3	+3.3VA
VSTBY4	+3.3VA
VSTBY5	+3.3VA
VBAT	+3.3VA
AVCC	+3.3VA
VCC	+3.3VS

ITE8512E GND	
AVSS	EC-AVSS-75
VSS0	GND
VSS1	GND
VSS2	GND
VSS3	GND
VSS4	GND
VSS5	GND
VSS6	GND

965-GM GPIO	
GPIO0	MCH_BSEL0
GPIO1	MCH_BSEL1
GPIO2	MCH_BSEL2
GPIO3	N.C
GPIO4	N.C
GPIO5	CFG5(DMIX2 selction)
GPIO6	N.C
GPIO7	N.C
GPIO8	N.C
GPIO9	CFG9(PCIe Lane)
GPIO10	N.C
GPIO11	N.C
GPIO12	CFG12(XOR / ALLZ / Clock Un-gating)
GPIO13	CFG13(XOR / ALLZ / Clock Un-gating)
GPIO14	N.C
GPIO15	N.C
GPIO16	CFG16(FSB Dynamic ODT)
GPIO17	N.C
GPIO18	CFG18(NAPA design)
GPIO19	CFG19(DMI lane Reversal)
GPIO20	CFG20(SDVO/PCIE Concurrent operation)

- CFG_0 ~ CFG_2 Host clock frequency initial

CFG0	CFG1	CFG2	Host Clock Frequency
0	1	0	800
1	1	0	667
- CFG5 DMIX2 selection

DMIX2 selction			
Low = DM1*2			
CFG5	High = DM1*4 (default)		
- CFG_9 PCIe Lane

PCIe Lane			
Low = Reverse Lane (default)			
CFG9	High = Normal		

CFG[17:3] have internal pullup ressistors.
- CFG_12 ~ CFG_13

XOR / ALLZ / Clock Un-gating			
CFG12	CFG13	Configuration	
0	0	Clock Gating Disabled	
0	1	XOR Mode Enabled	
1	0	ALLZ Mode Enabled	
1	1	Normal Operation (Default)	
- CFG_16 FSB Dynamic ODT

FSB Dynamic ODT			
Low = Dynamic ODT Disabled			
CFG16	High = Dynamic ODT Enabled(default)		
- CFG_18 NAPA design

NAPA design			
Low = 1.05V (VCC Select)		High = 1.8V	
- CFG_19 DMI lane Reversal

DMI lane Reversal			
0 = Normal (default)			
CFG19	1 = Reversed		
- CFG_20 SDVO/PCIE Concurrent operation

CFG20			
(SDVO/PCIE Concurrent Operation)			
b = Only SDVO or PCIE x1 is operational (default)			
1 = SDVO and PCIE x1 are operating simultaneously via the PEG port			

Merom CPU				
	CPU CORE(V)	ICC(A)	W	TEMP(°C)
IMVP-6+	1.25	44.0	46.2	

Crestline			
VCC	ICC(mA)	W	TEMP(°C)
+3.3VS	340	1.122	105
+1.8V	3800	6.84	
+1.5VS	130	0.195	
+1.25VS	2440	3.05	
+1.05VS	4140	4.347	
+0.9V	30	0.27	
GFX_CORE	7700	8.085	

ICH8-M			
VCC	ICC(mA)	mW	TEMP(°C)
+5V	2	10	70
+5VS	1	5	
+3.3VA	230	756	
+3.3VS	330	1089	
+1.5VS	2400	3600	
+1.25V	5	6.25	
+1.05V	1131	1187.55	




ITE8512E			
VCC	ICC(mA)	W	TEMP(°C)
+3.3VA	300	1	70

CLOCK GENERATOR			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3VS	270	891	70



ADM1032			
VCC	ICC	mW	TEMP(°C)
+3.3VS	170uA	0.56	150




GL827			
VCC	ICC(mA)	mW	TEMP(°C)
+5VS	170	561	70

RTL8101E			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3V	238	785.4	80
+1.8V	153	275.4	
+1.5V	77	115.5	









	BSEL2	BSEL1	BSEL0	MHZ
PSB800	0	1	0	200
PSB667	0	1	1	166
PSB533				133















XOR 7 ALZ 7 Clock Un-gating	
CF612	CF613
0	0
1	1
0	1
1	0
1	1
Normal Operation (default)	

FSB Dynamic 00T	
CF616	CF617
Low = Dynamic 00T Enabled(default)	Low = Dynamic 00T Disabled



PCIe Lane	
CF69	CF610
Low = Reverse Lane	High = Normal


DMI2 selection	
CF65	CF611
Low = DMI2	High = DMI4


NAPA design	
CF618	CF612
Low = 1.0V	High = 1.5V

CF628	
CF628	CF629
Low = 1.0V	High = 1.5V

DMI Lane Reverse	
CF619	CF610
Low = Normal	High = Reversed











SMART POWER


VID6	VID5	VID4	VID3	VID2	VID1	VID0	VCORE	+ _mV
0	0	0	0	0	0	0	1.5000	-6mV
0	0	0	0	0	0	1	1.4875	-2.5mV
0	0	0	0	0	1	0	1.4750	-5mV
0	0	0	0	1	0	0	1.4500	-50mV
0	0	0	1	0	0	0	1.4000	-100mV
0	0	1	0	0	0	0	1.3000	-200mV
0	1	0	0	0	0	0	1.1000	-400mV
1	0	0	0	0	0	0	0.7000	-800mV
0	0	1	1	0	1	1	1.1625	
0	0	1	0	0	0	1		
0	0	1	0	0	1	0		
0	0	1	0	1	0	0		
0	0	1	0	1	1	0		
0	0	1	1	0	0	1		
0	0	1	1	0	1	0		
0	0	1	1	1	0	0		













[illegible]



 UNIWill COMPUTER CORP.	
Title ICH8M IO/GPIO/USB/SYS-2/3	
Size 3737 Custom	Document Number L53IIX
Rev A1	
Date Monday, December 18, 2006	Sheet 17 of 34









Source clock selection

Freq.	R697	R700
12MHz	NC	NC
12MHz	NC	10K
48MHz	10K	NC


NEW CARD POWER




NEW CARD




ON BOARD USB




3G USB





PCI DEBUG CARD



LPC DEBUG CARD







R659 is only used for RTL8111C application.
For RTL8111B/8101E remove R659.

For RTL8111B/8101E application.




Reserved for RTL8111C application.

R665 value should be 2.49K (1%) for 8111B/8111C application
R665 should be 2.0K(1%) for 8101E application




confirm that changed to 0.1u/Y5V_0603





Power domain chart

	RTL8111B / RTL8101E	RTL8111C
AVDD33	3.3V	3.3V
AVDD18	1.8V	1.2V
EVDD18	1.8V	1.2V
DVDD15	1.5V	1.2V


	Q76	Q77
RTL8111B	Need	Need
RTL8111C	N/A	N/A
RTL8101E	N/A	N/A







BAT IN




+3A-->2.512V
+2A-->2.233V
+1A-->1.953V
+0.25A-->1.744V
0A-->1.674V
-3A-->0.837V
-6A-->0V

Ichg	Vchg
2.0A	12.675V
1.0A	12.641V
0A	12.608V

	ADAPTOR_I
2.5A	0.767V
3.0A	0.914V
3.5A	1.058V
4.0A	1.2V
4.5A	1.333V
5A	1.458V


MAX8744 standby current : 65 ~ 120
MAX8744 idle power : 3.5mW ~ 4.5mW




EC_SKIP Select Table

EC_SKIP	S0	S1	S3	S4	S5
Adapter	Low	High	High	Low	Low
Battery	Low	Low	Low	Low	Low

High = Enable MAX8744 normal idle-mode (pulse-skipping).
Low = Enable MAX8744 ultrasonic mode (pulse skipping, 25kHz min).



L53II POWER ON SEQUENCE



L53IIX change list:

Sch Rev.	PCB Rev.	Data	Symbol	REVISION DESCRIPTION
	37GL53010-A0	2006/11/26	modify A	1. Change R453/R454/R455/R456/R457/R458/R448/R467/R461/R563/R131/R132/R130 Pull up power +3.3VA to +3.3V(Page 17) 2. Change D4 Pull up power +3.3VA to +3.3V (Page 18) 3. Change R446 Pull up power +3.3V to +3.3V (Page 17) 4. Change R123 9.2K to NA,R316,R558 4.7K to NA(Page 17) 5. Change R477 10R to NA,R703 mount to 10R.(Page 18) 6. Change R16 mount to 30K.(Page9) 7. Change PR119,PR113 to NA.(Page25),for Watch DOG use. 8. Change U12 value 74HC1G00 to NC7SZ00PSX.(Page22)
		2006/11/26	modify B	1. Del R67 for net H_FERR#(Page 16)
		2006/11/28	modify C	1. Change R15 NA to 100K.(Page 9) 2. Change PR161 30K to NA.(Page 27)
		2006/11/29	modify D	1. Change R45 0R to NA.(Page 9)
		2006/12/01	modify E	1. Change R664 mount to 0R.(Page23)
		2006/12/05	modify F	1. Change C403 4.7u10V/X5R 0805 to 33uF6.3V_B2.(Page 19) 2. Change R14 *10K to *100K.(Page19) 3. Change U2,U3 74AHCT1G08DCKR to *100K.(Page15)