

Project Name : F50IXX

Platform : Montevina Penryn(CPU)+Cantiga(NB)+ICH9M(SB)+NB9P/M

PAGE CONTENT

1. INDEX	39. NB9P/M LVDS / TMDS
2. SYSTEM BLOCK DIAGRAM	40. NB9P/M SS / BIOS / HDCP
3. POWER DIAGRAM & SEQUENCE	41. NB9P/M GPIO / THERMAL
4. GPIO & Power Consumption	42. NB9P/M MIOA / MIOB
5. CPU Penryn 1/2	43. NB9P/M STRAP
6. CPU Penryn 2/2	44. NB9P/M CRT / HDMI / LCD CON
7. CLOCK GEN (ICS9LPR365)	45. NB9P/M PXE1.1V/ NVVDD(OZ811)
8. NB HOST/VSS 1/5	46. NB9P/M NVVDD/DECOUPLING CAP
9. NB DDR BUS / GPU / PCIE 2/5	47. e-SATA(JMB360)
10. NB DDR INTERFACE/VSS 3/5	48. USB DAUGHTER BD
11. NB I/O POWER 4/5	49. RA to RB Ver. History
12. NB GFX/VCC/NCTF POWER 5/5	50. RB to RC Ver. History
13. DDR2 SODIMM	
14. NB DVI LEVEL SHIFT(CH7318B)	
15. NB DVI-I CON	
16. ICH9M RTC/SATA/HDA/LPC 1/3	
17. ICH9M SYS/GPIO/PCIE/USB 2/3	
18. ICH9M Power 3/3	
19. PWR SW/IO/INV/CCD/BT CON	
20. SATA HDD&ODD / e-SATA CON	
21. Mini Card / New Card CON	
22. LAN RTL8102E / RTL8111C	
23. IEEE1394A(JMB380)	
24. CPU FAN/HSCRIP CAP/VCORE SENS	
25. EC IT8512 / BIOS / TP CON	
26. DC IN / SYS MEM TERMINATION	
27. CPU CORE (MAX8770)	
28. +3.3VA / +5VA (OZ815)	
29. 1.5VS/1.05VS/1.8VS (OZ8138)	
30. VCC SW/ VIN_SW	
31. BATT IN / CHARGER (OZ8602)	
32. HYBRID SIGNAL SW	
33. HYBRID POWER SW	
34. NB9P/M PCIE INTERFACE	
35. NB9P/M MEMORY INTERFACE	
36. NB9P/M DDR3 32MX32 PART A	
37. NB9P/M DDR3 32MX32 PART C	
38. NB9P/M DACA / DACB / DACC	

Schematic Version Change History


Release Date	Version	PCB P/N	PCBA P/N	Note
2007/10/19	Rev.A	37GF50000-A0	82GF50000-A0	Initial
2007/12/21	Rev.B	37GF50000-B0	82GF50000-B0	UPDATE
2008/3/7	Rev.C	37GF50000-C0	82GF50000-C0	UPDATE

Component Identify Color By Project


 F50I10 only	 F50IN0 only
 F50IN5 only	 F50I10/F50IN5
 F50I10/I1N0	
 F50IN0/I1N5	
 Depend on project (check table)	
 Reserved (verify at A phase)	
 All project	

SMT Process Identify Mark


★ DIP component




POWER BLOCK DIAGRAM




System Poewr On Sequence (spec)



F50IN0 Power On Sequence B phase(real)



NB9P/M Poewr ON/OFF Sequence



ICH9M GPIO	
GPI00	PM_BM_BUSY#
GPI01	EC_EXTSMI#
GPI02	INT_PIRQE#
GPI03	INT_PIRQF#
GPI04	INT_PIRQG#
GPI05	INT_PIRQH#
GPI06	BIOS_REC
GPI07	N.C(TACH3)
GPI08	N.C
GPI09	N.C(WOL_EN)
GPI010	N.C(ALERT#)
GPI011	SMB_ALERT#
GPI012	LAN_PHYPC
GPI013	N.C(GLAN_DOCK#)
GPI014	N.C(NETDETECT)
GPI015	PM_STPPCI#
GPI017	N.C(TACH0)
GPI018	N.C
GPI019	SATA1GP
GPI021	SATA0GP
GPI022	N.C(SCLOCK)
GPI023	LDRQ1#
GPI024	CRB_SV_DET
GPI025	PM_STPCPU#
GPI026	PM_SLP_S4_STATE#
GPI027	QRT_STATE0
GPI028	QRT_STATE1
GPI029	USB_OC#5
GPI030	USB_OC#6
GPI031	USB_OC#7
GPI032	PM_CLKRUN#
GPI033	HDA_DOCK_EN
GPI034	N.C(HDA_DOCK_RST)
GPI035	CLK_SATA_OE#
GPI036	SATA2GP
GPI037	SATA3GP
GPI038	ODD_DET
GPI039	ICH_GPIO39
GPI040	USB_OC#1
GPI041	USB_OC#2
GPI042	USB_OC#3
GPI043	USB_OC#4
GPI048	MFG_MODE
GPI049	H_PWRGD
GPI050	PCI_REQ#1
GPI051	PCI_GNT#1
GPI052	PCI_REQ#2
GPI053	PCI_GNT#2
GPI054	PCI_REQ#3
GPI055	PCI_GNT#3

ITE8512E GPIO	
GPA0	PM_RSMRST#
GPA1	SUSPEND_LED
GPA2	SILENT_LED
GPA3	RF_LED
GPA4	CAPS_LED
GPA5	NUM_LED
GPA6	SCROLL/3G_LED
GPA7	EXTTS#0
GPB0	PM_SLP_S4#
GPB1	PM_SLP_S3#
GPB2	CMI_TX
GPB3	SMB_CLK0
GPB4	SMB_DAT0
GPB5	H_A20GATE
GPB6	H_RCIN#
GPB7	QRT_STATE
GPC0	CMI_RX
GPC1	SMB_CLK1
GPC2	SMB_DAT1
GPC3	KEY_OUT16
GPC4	RF_SW#
GPC5	KEY_OUT17
GPC6	BTL_BEEP
GPC7	SILENT#
GPD0	EC_PREST#
GPD1	PWRBTN#
GPD2	MUTE
GPD3	EC_EXTSMI#
GPD4	N.C
GPD5	SMP1_EN#
GPD6	CHG_ON
GPD7	LCDSW
GPE0	PWRSW
GPE1	SET_V
GPE2	PWROK
GPE3	BT_ON
GPE4	LID#
GPE5	CPPE#
GPE6	FAN_SPD#
GPE7	PCI_RST#
GPF0	EC_CPU_200MHz
GPF1	N.C
GPF2	CHG_G_LED
GPF3	CHG_R_LED
GPF4	TP_CLK
GPF5	TP_DATA
GPF6	N.C
GPF7	N.C
GPG0	SB_RTICRST
GPG1	EC_WDOG_OK
GPG2	FLFRAME#
GPG6	MPWORK
GPH0	+1.8V_ON
GPH1	+1.8V_DDR_ON
GPH2	VCORE_ON
GPH3	+3.3VS_ON
GPH4	+5V_ON
GPH5	+1.05VS_ON
GPH6	+1.5VS_ON

ITE8512E GPIO	
GPI0	BATT_TEMP
GPI1	ADAPTOR_I
GPI2	ADAP_IN
GPI3	BAT_CHG_I
GPI4	BAT_I
GPI5	CPU_PWR
GPI6	DDR2_TEMP
GPI7	VGA_TEMP
GPJ0	EC_BRGHT
GPJ1	CHG_I
GPJ2	FAN_CTRL0
GPJ3	BROWSER#
GPJ4	MAIL#
GPJ5	PM_THROTTLING#

Penryn CPU				
	CPU CORE(V)	ICC(A)	W	TEMP(°C)
IMVP-6+	1.25	44.0	46.2	

Cantiga			
VCC	ICC(mA)	W	TEMP(°C)
+3.3V	262	0.87	105
+1.8VS	3178	5.73	
+1.5V	86	0.129	
+1.05	14688.52	15.43	

ICH9M			
VCC	ICC(mA)	mW	TEMP(°C)
+5V	2	10	70
+5VS	2	10	
+3.3V	347	1145.1	
+3.3VS	212	699.6	
+1.5V	1988	2982	
+1.05V	1634	1715.7	

ITE8512E			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3V	100	330	70

CLOCK GENERATOR ICS9LPR365			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3V	250	825	70




ALC888			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3V(DVDD)	40	132	70
+5V(AVDD)	51	255	


APA2068			
VCC	ICC(mA)	mW	TEMP(°C)
+5V	20	100	85

ADM1032			
VCC	ICC	mW	TEMP(°C)
+3.3V	170uA	0.56	150


RTL8111C			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3VS	103	339.9	70
+1.8VS	198	356.4	
+1.5VS	367	550.5	

JMB360			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3V	TBD		70
+1.8V	TBD		









Reference Voltage for RCOMP




5 H_DW[63:0]



HOST







 ELITEGROUP COMPUTER SYSTEMS		
F501XX		
Date Custom	Document Number F501XX	Rev C
NB DDR BUS / GPU / PCIE		




The diagram illustrates the power supply architecture, organized by functional blocks on the right side:

- CRT**: Includes VCC_CRT_DAC_1, VCC_CRT_DAC_2, VCC_DAC_BG, VSSA_DAC_BG, and VCC_CRT_DAC_BG.
- PLL**: Includes VCCA_DPLLA, VCCA_DPLLB, VCCA_HPPLL, and VCCA_MPLL.
- A LVDS**: Includes VCCA_LVDS and VSSA_LVDS.
- A PEG**: Includes VCCA_PEG_BG, VCCA_PEG_PLL, and VCCA_PEG_SM.
- A SM**: Includes VCCA_SM_1 through VCCA_SM_9.
- A CK**: Includes VCCA_SM_CK_1 through VCCA_SM_CK_8.
- TV**: Includes VCCA_TV_DAC_1 and VCCA_TV_DAC_2.
- HDA**: Includes VCC_HDA.
- D TV/CRT**: Includes VCCD_TVDAC, VCCD_QDAC, VCCD_HPPLL, VCCD_PEG_HPLL, and VCCD_PEG_PLL.
- LVDS**: Includes VCCD_LVDS_1 and VCCD_LVDS_2.
- VTT**: A vertical bus for various VTT signals (VTT_1 to VTT_25).
- AXF**: Includes VCC_AXF_1, VCC_AXF_2, and VCC_AXF_3.
- SM CK**: Includes VCC_SM_CK_1 through VCC_SM_CK_4.
- HV**: Includes VCC_TV_LVDS, VCC_TV_1, VCC_TV_2, and VCC_TV_3.
- PEG**: Includes VCC_PEG_1, VCC_PEG_2, VCC_PEG_3, VCC_PEG_4, and VCC_PEG_5.
- DMI**: Includes VCC_DMI_1, VCC_DMI_2, VCC_DMI_3, and VCC_DMI_4.
- VTTLF**: Includes VTTLF1, VTTLF2, and VTTLF3.






The schematic shows numerous capacitors (C145-C224), resistors (R169-R200), and integrated circuits (BD-QT1608RL030HC, MA67 MB13, MA63) connected to these rails. Specific current values are noted at several points, such as 852mA for MCH_VTT, 720mA for MCH_VCCA_SM, and 1782mA for MCH_VCCA_DMI. Red boxes highlight areas where the user is instructed to "Need check at A phase". The bottom left corner includes a note about checking the A phase at B5, B7, B9, and B10.








RTC Circuitry





RTC
LPC
LAN / GLAN
CPU
IHDA
SATA




SM_INTRUDER#	0 = Disable Internal 1.5Vs LDO	
	1 = Enable Internal 1.5Vs LDO	*


ICH9M Internal VR Enable Strap (Internal VR for VccSus1_05, VccSus1_5 and VccCL1_5)
0 = Internal VR Disabled
1 = Internal VR Enabled
*

ICH9-M LAN100_SLP Strap (Internal VR for VccLAN1_05 and VccCL1_05)
0 = Internal VR Disabled
1 = Internal VR Enabled
*




SATA Port	Location
SATA0	Main HDD
SATA1	SATA ODD
SATA4	2nd HDD
SATA5	e-SATA







LED CON




USB CON




D/A MIC CON




SW / MMB CON




Audio CON




WEBCAM CON




BLUETOOTH CON




INVERTER




PWR SW




MASTER HDD CON




2ND HDD CON RESERVED FOR 17" 2ND HDD



SATA ODD CON





e-SATA CON




MINI CARD CON

Intel PRO/Wireless 2100 LAN


PIN11	LED_WLAN_LINK	Hi(3.3V) Low(0V)	Solid ON 1 flash/3 sec LED OFF	Associated AP Not Associated with an AP Power OFF or RF_Kill active
PIN12	LED_WLAN_ACT	Hi(3.3V) Low(0V)	Rapid Blinking Slow Blinking LED OFF	Passing data traffic to AP Beacon traffic to AP Power OFF or not activity or RF_Kill active
PIN13	HW_RadioXMIT_Off#	Hi(3.3V) Low(0V)	Enable Disable	Radio transmitter is ON Radio transmitter turn off





FOR Wireless LAN









FOR ROBSON



NEW CARD SOCKET








	H	L
MDIO7	On-board *	Add-in card
MDIO12	CR1_PCTLN high active	CR1_PCTLN low active
MDIO14	CR1_LEDN high active	CR1_LEDN low active


MDIO12 is no use in MP version IC

 ELITEGROUP COMPUTER SYSTEMS				
Title F501XX				
Size Custom	Document Number IEEE1394A			Rev C
Date:	Thursday, April 24, 2008	Sheet	23 of 50	


CPU FAN CONTROL




High speed current return path Capacitor




CPU POWER MONITOR







KEYBOARD CON




Debug BD CON




TP CON




FLASH ROM(SPI)




SMBUS LEVEL SHIFT






CPU TYPE




Platform ID



PROJECT	F50I10	F50IN0	F50IN5
Adaptor	65W	90W	120W
Rsense	33m Ohm	25m Ohm	18m Ohm
Stop Charger	60W	80W	110W





DDR Termination




Output Voltage = [Vref x R2/(R1+R2)] x 2

+3V/+5V_ON Voltage	Mode
<0.4V	OFF
>0.6V	PWM
>2.1V	SKIP















DDR2 Termination Power



$$V_{out} = 0.8V \cdot [1 + (R1/R2)]$$



CHARGER



SET V	
H	16.84V (4CELL)
L	12.71V (3CELL)

Vch =Nx(4.1 +Vset/10)
N=Cell (pin2 =high -->4, low -->3)

SET V	
L	16.84V (4CELL)
H	12.71V (3CELL)

For Q77,R754 mount

CHG I	Ich
3.36V	2.8A
3V	2.5A
2.4V	2A
1.2V	1A
0.48V	0.4A
0.3V	0.25A



CHARGER CURRENT =V(CGHI)/(Rch*30)

CHG ON	
L	CHARGER ON
H	CHARGER OFF


ADAPTOR I					
F50I10		F50I10		F50I15	
Voltage	W	Voltage	W	Voltage	W
330mV	20W	250mV	20W	180mV	20W
660mV	40W	500mV	40W	360mV	40W
990mV	60W	750mV	60W	540mV	60W
1.32V	80W	1V	80W	720mV	80W
X	X	1.25V	100W	900mV	100W
X	X	X	X	1.08V	120W


Vichg =RAD1*Irsense*10

BATTERY CON





ELITEGROUP COMPUTER SYSTEMS			
F50IXX			
BATT IN / CHARGER			
Size	Document Number	Rev	
Custom	F50IXX	C	
Date	Thursday, April 24, 2008	Sheet	31 of 50








NB9P/M Poewr ON/OFF Sequence
















FBC MEMORY DECOUPLING







MIOA



MIOB





NB9M-GS/NB9P-GS
(GDDR3: Qimonda 16Mx32)
Strap[0] --> pull up 45K ohm 1% to +3VS
Strap[1] --> pull down 10K ohm 1% to GND
Strap[2] --> pull up 10K ohm 1% to +3VS
ROM_SCLK --> pull down 35K ohm 1% to GND
ROM_SI --> pull down 10K ohm 1% to GND
ROM_SO --> pull up 5K ohm 1% to +3VS
(GDDR3: Hynix 16Mx32)
Strap[0] --> pull up 45K ohm 1% to +3VS
Strap[1] --> pull down 10K ohm 1% to GND
Strap[2] --> pull up 10K ohm 1% to +3VS
ROM_SCLK --> pull down 35K ohm 1% to GND
ROM_SI --> pull down 15K ohm 1% to GND
ROM_SO --> pull up 5K ohm 1% to +3VS
(GDDR3: Samsung 16Mx32)
Strap[0] --> pull up 45K ohm 1% to +3VS
Strap[1] --> pull down 10K ohm 1% to GND
Strap[2] --> pull up 10K ohm 1% to +3VS
ROM_SCLK --> pull down 35K ohm 1% to GND
ROM_SI --> pull down 20K ohm 1% to GND
ROM_SO --> pull up 5K ohm 1% to +3VS

Signal	Bit 3	Bit 2	Bit 1	Bit 0
GPU_ROM_SO	1	0	0	1
GPU_ROM_SCLK	?	1	1	1
GPU_ROM_SI	0	0	0	1
STRAP2	1	0	0	1
STRAP1	0	0	0	1
STRAP0	1	1	1	1

Memory HW Strap						
RAM_CFG[3:0]	Chip Config	FB Bus Width for NB9x	Definitions			GPU_ROM_SI
			Manufacturer	P/N	Speed (MHz)	
0001	16Mx32 DDR3	128/64-bit	Qimonda	K4J52324QE-BC14	700	10K_1 pull down
0010				HYB18H512321BF-12	800	
0011			Hynix	HY5RS123235BFP-11	900	15K_1 pull down
			Samsung	K4J52324QE-BC14	700	20K_1 pull down
0101	32Mx32 DDR3	128/64-bit	Qimonda	HYB18H1G321AF-14	700	30K_1 pull down
0110				HYB18H1G321AF-11	900	
0111			Hynix		700	35K_1 pull down
			Samsung	K4J10324QD-BC14	700	45K_1 pull down

Title

F50IXX

Size Custom


Document Number

F50IXX

NB9P/M STRAP


Rev C

Date: Thursday, April 24, 2008Sheet 43 of 50







Title		F501XX			
Size	Document Number				Rev
Custom	F501XX	NB9P/M NVDD / PCIE1.1V			C
Date	Thursday, April 24, 2008	Sheet	45	of	50




Close to pin 32,44




Close to pin 16



Close to pin 1,33,41



Close to pin 9,21,27










GPI00 clock type of PCI Express
0: 25MHz oscillator
1: 100MHz differential clock from PCI Express Finger*
GPI01 clock source of SATA II
0: from internal clock source
1: from ASXIN & ASXOUT*

GPI02 control interface to access internal debug registers
0: SMBus I/F *
1: Reserved for debugging



GPI03 select SMBus ID address
0: 8'h44*
1: 8'h4A

Close to pin 4





U_WUSB/BT_ON#	
0	ON
1	OFF



PCB P/N : 35GEF5000-C0
PCBA P/N : 80GEF5000-C0

ELITEGROUP COMPUTER SYSTEMS			
Title		F501XX	
Size	Document Number	USB BD	
B	F501XX	Rev C	
Date:	Tuesday, April 22, 2008	Sheet	48 of 50

[illegible]

[illegible]