


# Yonah / Calistoga / ICH7-M



## INDEX

| Pg#   | Description                   | NOTE |
|-------|-------------------------------|------|
| 1     | Schematic Block Diagram       |      |
| 2     | System Information            |      |
| 3     | System Power Block Diagram    |      |
| 4     | CLOCK GENERATOR               |      |
| 5-6   | Intel Yonah CPU               |      |
| 7-12  | Calistoga-GM                  |      |
| 13    | DVI Bridge                    |      |
| 14-15 | DDR II SO-DIMM                |      |
| 16-19 | ICH7-M                        |      |
| 20    | LCD CONNECTOR / LCD PWR       |      |
| 21-22 | CARD Reader(R5C832)           |      |
| 23    | CARD Reader/USB Port          |      |
| 24-25 | AUDIO CODEC / AUDIO JACK      |      |
| 26    | MODEM(DAA)                    |      |
| 27-28 | GIGA-LAN 82573E               |      |
| 29    | LED/Switch                    |      |
| 30    | KBC                           |      |
| 31    | Bluetooth/Touch Pad/Key board |      |
| 32    | FAN/CRT Port                  |      |
| 33    | SATA HDD / CD-ROM             |      |
| 34    | NEW CARD/MINI CARD            |      |
| 35    | TPM/DVI Port/S-Video          |      |
| 36    | DISCHARGE                     |      |
| 37    | CHARGE                        |      |
| 38    | SYSTEM POWER(3V/5V)           |      |
| 39    | SYSTEM POWER(1.05V/1.5V)      |      |
| 40    | SYSTEM POWER(1.8V/0.9V)       |      |
| 41    | CPU POWER(ISL6260/6280)       |      |
| 42    | CPU Operation State           |      |

## Power & Ground

| Label                                                                                        | ACTIVE         | Description                         | Control Signal |
|----------------------------------------------------------------------------------------------|----------------|-------------------------------------|----------------|
| VIN                                                                                          | S0, S3, S4, S5 | AC ADAPTER (19V)                    |                |
| MBAT                                                                                         | S0, S3, S4, S5 | MAIN BATTERY + (10~17V)             |                |
| VCCRTC                                                                                       | S0, S3, S4, S5 | RTC & KBC POWER (3_3V)              |                |
| +15V                                                                                         | S0, S3, S4, S5 | +15V                                |                |
| CPU_CORE                                                                                     | S0             | CPU CORE POWER (1.25/1.15V)         | VRON           |
| +1.05V                                                                                       | S0             | FSB POWER (1.05V)                   | VRON           |
|                                                                                              |                |                                     |                |
| +3V                                                                                          | S0             |                                     | MAIND          |
| 3VSUS                                                                                        | S0, S3         |                                     | SUSON          |
| 3V_S5                                                                                        | S0, S3, S4, S5 |                                     | S5_ON          |
| 3VPCU                                                                                        | S0, S3, S4, S5 | ALWAYS POWER (3V)                   |                |
| +5V                                                                                          | S0             |                                     | MAIND          |
| 5VSUS                                                                                        | S0, S3         |                                     | SUSON          |
| 5V_S5                                                                                        | S0, S3, S4, S5 |                                     | S5_ON          |
| 5VPCU                                                                                        | S0, S3, S4, S5 | ALWAYS POWER (5V)                   |                |
| +1.5V                                                                                        | S0             |                                     | MAIND          |
| 1.5V_S5                                                                                      | S0, S3, S4, S5 |                                     | S5_ON          |
| 1.8VSUS                                                                                      | S0, S3         | DDR CORE POWER                      | SUSON          |
| +2.5V                                                                                        | S0             |                                     | MAINON         |
| SMDDR_VTERM                                                                                  | S0             | DDR COMMAND & CONTROL PULL UP POWER | MAINON         |
| SMDDR_VREF                                                                                   | S0, S3         | DDR REF POWER                       | SUSON          |
| VDDA                                                                                         | S0             | AUDIO ANALOG POWER (5V)             | MAINON         |
|                                                                                              |                |                                     |                |
|  GND      | ALL PAGES      | DIGITAL GROUND                      |                |
|  AGND     |                | AUDIO GND                           |                |
|  T-GND    |                | AUDIO JACK GND                      |                |
|  6260AGND |                | CPU ANALOG GROUND                   |                |

## PCI DEVICES IRQ ROUTING

| DEVICE      | IDSEL # | REQ/GNT # | PCI_INT |
|-------------|---------|-----------|---------|
| Ricoh 5C832 | AD25    | 0         | E,F     |

## PCB STACK UP


LAYER 1 : TOP  
 LAYER 2 : GND  
 LAYER 3 : IN1  
 LAYER 4 : IN2  
 LAYER 5 : GND  
 LAYER 6 : IN3  
 LAYER 7 : VCC  
 LAYER 8 : BOT

## SM BUS


| DEVICE             | ADDRESS | BUS                      |
|--------------------|---------|--------------------------|
| CLOCK GENERATOR    | D2H     | (ICH6)PCLK_SMB, PCLK_SMB |
| DDR II             | A0H     | (ICH6)PCLK_SMB, PCLK_SMB |
| LCD EDID           | TBD     | GMCH                     |
| CHARGER            | 16H     | (KBC) MBDATA, MBCLK      |
| CPU THERMAL SENSOR | 98H     | (KBC) MBDATA, MBCLK      |

|                                                                                                                                           |                                              |     |
|-------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|-----|
|  <b>PROJECT : DW1</b><br><b>Quanta Computer Inc.</b> |                                              | Rev |
|                                                                                                                                           |                                              | 1A  |
| Size<br>Custom                                                                                                                            | Document Number<br><b>System Information</b> |     |
| Date: Friday, February 10, 2006                                                                                                           | Sheet 2 of 42                                |     |






# SYSTEM POWER BLOCK DIAGRAM















HOST




Short Stub < 100mils  
extract from same point

Calistoga












|                                                                                       |                           |                                                    |          |
|---------------------------------------------------------------------------------------|---------------------------|----------------------------------------------------|----------|
|  |                           | <b>PROJECT : DW1</b><br><b>Qanta Computer Inc.</b> |          |
|                                                                                       |                           |                                                    |          |
| Size                                                                                  | Document Number           | <b>GMCH GND(6 OF 6)</b>                            | Rev      |
| Custom                                                                                |                           |                                                    | 1A       |
| Date:                                                                                 | Friday, February 10, 2006 | Sheet                                              | 12 of 42 |

# GMCH SDVO Signal to DVI Signal Bridge

Intel has released the sighting to change R13,R14 value (2.2K-5.6K as appropriate) for SDVO i2C bus.


AS (Address Select)  
Default is PH, PD for differnt application  
such as dual transmitter.







PROJECT : DW1  
Quanta Computer Inc.







|       |                           |                 |                                       |     |    |
|-------|---------------------------|-----------------|---------------------------------------|-----|----|
| Size  | Custom                    | Document Number | GMCH SDVO Signal to DVI Signal Bridge | Rev | 1A |
| Date: | Friday, February 10, 2006 | Sheet           | 13 of 42                              |     |    |












For EMI Perfomance

Lan\_RST#  
 1. If use 82573E (PCI-E), Lan\_RST# tie to PLTRST#.  
 2. If use 82562GX/GZ (LCI), Lan\_RST# tie to EC.

# BOARD ID Selection









Board\_ID0  
 Board\_ID1  
 Board\_ID2





PROJECT : DW1  
 Quanta Computer Inc.



|        |                           |                |
|--------|---------------------------|----------------|
| Size   | Document Number           | Rev            |
| Custom | ICH7-M GPIO (3 OF 4)      | 1A             |
| Date   | Friday, February 10, 2006 | Sheet 18 of 42 |









**PowerOnReset for VccCore**  
When GRESET# is controlled by system, the pull-up resistor(R353) and capacitor(C400) do not need to apply.



Ground guard




**CoreLogic CLOCKRUN#**  
When CLKRUN# is controlled by system, the pull-down resistor(R244) dose not need to apply.








This part needs to populate?


PCI / OTHER








When HWSPND# is controlled by system, the pull-up resistor(R232) dose not need to apply.








3 IN1 CARD READER



USB 1







USB 2

C-stage : Modify for WOR  
change from +3V to 3VSUS

VDDIO is used in determining which HD Audio bus voltage is present on the system. When VDDIO is +1.5V, the device will use 1.5V signaling on the HDA interface pins; when VDDIO is +3.3V, the device will use 3.3V signaling on the HDA interface pins.


Reserve for EMI

For associated Line Side  
Device portion of this  
design  
see Conexant RD82-D450  
reference schematic




Modify for EMI  
C stage add  
for EMI issue


## INT. SPEAKER




## Audio amplifier




## HEADPHONE OUT/SPDIF




## MIC JACK



PROJECT : DW1  
Quanta Computer Inc.



## RJ11 CONNECTOR




B stage:  
Change CN7 footprint.










PROJECT : DW1  
Quanta Computer Inc.



|        |                           |                |
|--------|---------------------------|----------------|
| Size   | Document Number           | Rev            |
| Custom | MODEM (DAA)               | 1A             |
| Date:  | Friday, February 10, 2006 | Sheet 26 of 42 |









**KBC-NS87541L**




SHBM=1: Enable shared memory with host BIOS

| I/O Address |                    |                      |
|-------------|--------------------|----------------------|
| BADDR1-0    | Index              | Data                 |
| 0 0         | 2E                 | 2F                   |
| 0 1         | 4E                 | 4F                   |
| 1 0         | (HCFGBAH, HCFGBAL) | (HCFGBAH, HCFGBAL)+1 |
| 1 1         | Reserved           |                      |



8Mbit (1M Byte), TSSOP40




ST Micro M29W008AB/AMD-29LV081B/SST39VF080  
**1.AMD-29LV081B require MAX 500ns Tready**  
**for it's hardware reset.And MAX6326\_UR29**  
**has >100ms reset timing.So we can tie it's**  
**reset# pin to +3VALW directly.**  
**2.SIO has internal 20 mS delay of**  
**VCC1\_PWROK**

AMD :Pin 10 is RESET# ; Pin12 is RY/BY#  
SST :Pin10,12 are NC


 PROJECT : DW1  
Quanta Computer Inc.

|                                 |                                                    |           |
|---------------------------------|----------------------------------------------------|-----------|
| Size<br>Custom                  | Document Number<br><b>KBC PCU-87541L; LPC CONN</b> | Rev<br>1A |
| Date: Friday, February 10, 2006 | Sheet 30 of 42                                     |           |



## TOUCH PAD CONNECTOR




## BLUETOOTH




## KEYBOARD CONNECTOR






## FAN CONTROL




PROJECT : DW1  
Quanta Computer Inc.





B stage:  
Change CN21 footprint.





## SATA CONNECTOR



RF LED control.




**NEWCARD (PCIEXPRESS\*1 + USB\*1)**



**PROJECT : DW1**  
**Quanta Computer Inc.**


|                                 |                                               |           |
|---------------------------------|-----------------------------------------------|-----------|
| Size<br>Custom                  | Document Number<br><b>NEW CARD, MINI CARD</b> | Rev<br>1A |
| Date: Friday, February 10, 2006 | Sheet 34 of 42                                |           |



FOR EMI



## TPM (1.2)

B stage:  
Change U10 footprint.




B stage:


Change to 4 pins connector. wait for ME to confirm connector.




Don't need to PH due to DDCCLK2 and DDCDAT2 already pull up to 5V.




B stage:  
Change to 39 ohm to match impedance.




## DVI-I Port




## DVI DETECT



PROJECT : DW1  
Quanta Computer Inc.




modify from 2N7002E TO 2M7002E-G




3V\_S5  
72mA

S0-S5


modify from 2N7002E TO 2M7002E-G




modify from 2N7002E TO 2M7002E-G



modify from 2N7002E TO 2M7002E-G



modify from 2N7002E TO 2M7002E-G




50mils

LANVCC




PROJECT : DW1  
Quanta Computer Inc.

|                                 |                              |           |
|---------------------------------|------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>DISCHARGE | Rev<br>1A |
| Date: Friday, February 10, 2006 | Sheet 36 of 42               |           |

$$I_{input} = (V_{CLS} / V_{REF}) * (0.075 / RS1)$$









**PROJECT : DW1**  
**Quanta Computer Inc.**

|        |                           |                |
|--------|---------------------------|----------------|
| Size   | Document Number           | Rev            |
| Custom | 1.8V/0.9V                 | 1A             |
| Date:  | Friday, February 10, 2006 | Sheet 40 of 42 |



A2 TEST TO B TEST DELETE JUMPER

Sense lines are 18 mil wide, 20-27.4 Ohm.  
Use differential routing with 7 mil spacing.  
Route external layer with solid GND reference (no split planes).  
Use 25 mil separation from any other signal.

Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.

distribute evenly between N side and S side, preferably on secondary side.

IMVP Spec. Rev. 0.8

| (Nom.) | Yonah-2M  | Meron     |
|--------|-----------|-----------|
| HFM    | 1.2875 V  | 1.1500 V  |
| LFM    | 0.8375 V  | 0.8375 V  |
| Deeper | 0.7625 V  | 0.7625 V  |
| VBOOT  | 1.2000 V  | 1.2000 V  |
| SLOPE  | -2.1 mV/A | -2.1 mV/A |

| (Max.)  | Yonah-2M | Meron  |
|---------|----------|--------|
| HFM     | 36 A     | 44 A   |
| LFM     | 9.5 A    | 12.5 A |
| Deeper  | 3.5 A    | 5.5 A  |
| Dynamic | 27 A     | 34.5 A |
| TDC     | 26 A     | 32 A   |

| Vo     | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 |
|--------|------|------|------|------|------|------|------|
| 1.5000 | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| 1.4375 | 0    | 0    | 0    | 0    | 1    | 0    | 1    |
| 1.4000 | 0    | 0    | 0    | 1    | 0    | 0    | 0    |
| 1.3000 | 0    | 0    | 1    | 0    | 0    | 0    | 0    |
| 1.2875 | 0    | 0    | 1    | 0    | 0    | 0    | 1    |
| 1.2000 | 0    | 0    | 1    | 1    | 0    | 0    | 0    |
| 1.1500 | 0    | 0    | 1    | 1    | 1    | 0    | 0    |
| 1.1000 | 0    | 1    | 0    | 0    | 0    | 0    | 0    |
| 1.0000 | 0    | 1    | 0    | 1    | 0    | 0    | 0    |
| 0.9625 | 0    | 1    | 0    | 1    | 0    | 1    | 1    |
| 0.9000 | 0    | 1    | 1    | 0    | 0    | 0    | 0    |
| 0.8375 | 0    | 1    | 1    | 0    | 1    | 0    | 1    |
| 0.8000 | 0    | 1    | 1    | 1    | 0    | 0    | 0    |
| 0.7625 | 0    | 1    | 1    | 1    | 0    | 1    | 1    |
| 0.7500 | 0    | 1    | 1    | 1    | 1    | 0    | 0    |
| 0.7000 | 1    | 0    | 0    | 0    | 0    | 0    | 0    |
| 0.6000 | 1    | 0    | 0    | 1    | 0    | 0    | 0    |
| 0.5000 | 1    | 0    | 1    | 0    | 0    | 0    | 0    |
| 0.3000 | 1    | 1    | 0    | 0    | 0    | 0    | 0    |

CCM : Continuous Conduction Mode  
DCM : Dis-Continuous Mode

