



AMD Turion 64 & Sempron / RS690T / SB600





LAYOUT: Place bypass cap on topside of board




NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDTO POWER PINS



PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




PROJECT : SA8
Quanta Computer Inc.

Size B	Document Number <Doc>	Rev 1A
Date: Tuesday, October 23, 2007	Sheet 3 of 38	

CPU_VTT_SUS_SENSE
should be routed as 10mils
and 10mils spacing from any
adjacent signals in X, Y, Z
directions.

CPU_VTT_SUS_SENSE
should be routed as 10mils
and 10mils spacing from any
adjacent signals in X, Y, Z
directions.

for +0.9V_DDR_VTT
feedback




KEEP TRACE TO RESISTORS LESS

Place Capacitors for +0.9V_CPU_M_VREF_SUS < 1" from the RS690.
+0.9V_CPU_M_VREF_SUS trace length < 6", trace width > 15mils and
20mils spacing from any adjacent signals in X, Y, Z directions.




Notes for the SODIMM locations:
DIMMA = Far = Bottom
DIMMB = Near = Top

U20C




Title **ATHLON64 DDRII MEMORY**

Size	Document Number MGD	Rev 1A
Date:	Tuesday, October 23, 2007	Sheet 4 of 38

SB600 ONLY


L65 ferrite bead with an approximate impedance of 33 , a maximum DC resistance of 0.025 ohm , and a current rating of at least 3000mA.

LAYOUT: ROUTE VDDA TRACE APPROX.
50 mils WIDE (USE 2x25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.
This trace should be kept at least 20 mils away from all other signals.




PSI_L is a Power Status Indicator signal. This signal is asserted when the processor is in a low powerstate. PSI_L should be connected to the power supply controller, if the controller supports "skipmode, or diode emulation mode". PSI_L is asserted by the processor during the C3 and S1 states.

ROUTE AS 80 Ohm DIFFERENTIAL PAIR
PLACE IT CLOSE TO CPU WITHIN 1"







Layout Note:
Layout Note: Routing 10:10 mils and
away from noise source with ground
gard



Title	ATHLON64 CTRL & DEBUG	
Size	Document Number	MGD

Date: Tuesday, October 23, 2007 Sheet 5 of 38

Rev	1
-----	---




PROCESSOR POWER AND GROUND





Title		
ATHLON64 PWR & GND		
Size	Document Number	Rev
MGD		1A
Date:	Tuesday, October 23, 2007	Sheet 6 of 38

Change Part Number





		QUANTA COMPUTER	
Title RS690T-HT LINK0 I/F			
Size	Document Number MGD		Rev 1A
Date:	Tuesday, October 23, 2007		Sheet 7 of 38









Bit Swap








MEM_COMP_P and MEM_COMP_N trace width ≥ 10 mils and 10 mils spacing from other Signals in X,Y,Z directions





SO-DIMM
(REVERSE)



SO-DIMM
(REVERSE)








PROJECT : AT8B
Quanta Computer Inc.

Size Custom	Document Number DDR2 SODIMMS: A/B CHANNEL	Rev 1A
Date: Tuesday, October 23, 2007	Sheet 12 of 38	

4,12 DDR_A_MA[0..15]  DDR_A_MA[0..15]
 4,12 DDR_A_BS[0..2]  DDR_A_BS[0..2]


4,12 DDR_B_MA[0..15]  MEM_MB_ADD[0..15]
 4,12 DDR_B_BS[0..2]  DDR_B_BS[0..2]




PROJECT : AT8B
Quantia Computer Inc.

Size Custom	Document Number DDR2 SODIMMS TERMINATIONS	Rev 1A
Date: Tuesday, October 23, 2007	Sheet 13 of 38	


NB5/RD5



SATA clock



SATA Power



SB600 A13

SB600 SB 27x27mm
Part 2 of 4




SERIAL ATA

SERIAL ATA POWER

SPI ROM


HW MONITOR

ATA 66/100



REQUIRED STRAPS

15K internal PU for RTC_CLK
, External PU/PD is not required.
SB600 has 15K internal PD for AC_SDOUT



Net Name	AC_SDOUT	CLK_PCI_DOCK	CLK_PCI_PCCARD	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8	H, H = PCI ROM H, L = SPI ROM	Default
PULL LOW	IGNORE DEBUG STRAPS	USE EXT. 48MHZ	CPU IF=P4	L, H = LPC ROM L, L = FWH ROM	

Memory Vendor	LBF_ID2	LBF_ID1	LBF_ID0
Hynix	0	0	0
Qimonda	0	0	1
Samsung	0	1	0

NC_GPIO56
THERM_ALERT#
LAN_DISABLE#
LOM_PCIE_RST#



QUANTA
COMPUTER

Title SB600M HDD/POWER		Rev 1A
Size MGD	Document Number	
Date Tuesday, October 23, 2007	Sheet 16	of 38



C




D



EC B-14





LAYOUT must support connectors from JAE, Molex, and Acon


LANCELOT





PROJECT : SA1


Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDMI	1A
Date:	Tuesday, October 23, 2007	Sheet 19 of 38




ESD PORTECTION





T : Stuffed for RTL8111B(10/100/1000)

E : Stuffed for 8101E(10/100)




Power domain chart


	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V


	Q23	Q24
RTL8111B	Need	Need
RTL8101E	N/A	N/A




PROJECT : SA1
Quanta Computer Inc.










For MDC Module




TO RJ11/USB PORT









CD-ROM CONNECTOR




SATA CONNECTOR





FAI Change to 0402

USB-1



FAI Change to 0402


NB SCREW HOLE




MINI PCI-E SCREW HOLE 2




MINI PCI-E SCREW HOLE 1



MDC SCREW HOLE





CPU SCREW HOLE



EMI Use


EC A-01





PROJECT : SA1
Quanta Computer Inc.




PROJECT : SA1
Quanta Computer Inc.




TOUCHPAD SWITCH CONN








WIRELESS LED




KEYBOARD
For New Keyboard use.





LED INDICATOR



For ESD




SWITCH/Volume cintral BOARD




NEWCARD

32



1.35A need 60 mil



0.75A need 30~40 mil

2,26 PCLK_SMB
2,26 PDAT_SMB

15,21,26 SB_PCIE_WAKE#

2 NEW-CARD_CLK_REQ#

2 CLK_PCIE_NEW_C#


2 CLK_PCIE_NEW_C

8 PCIE_RXN3

8 PCIE_RXP3



8 PCIE_TXN3

8 PCIE_TXP3



1.35A need 60 mil

0.75A need 30~40 mil




EC B-24



PROJECT : SA1
Quanta Computer Inc.

BATTERY CHARGER



+5Volt +/- 5%
Countinue current:7.5A
OCP minimum:10A


$V_{out}=0.7(Ra+Rb)/Rb$
Rb around 49.9k

$I_{lim} * MOSFET(R_{DS(on)}) = V_{ILIM}(mV) / 10$
 $V_{ILIM}(mV) = 5\mu A * R_{ILIM}$

TON: 5V / 3.3V
 GND = 400 / 500KHz
 REF = 400 / 300KHz
 VCC = 200 / 300KHz

Place these CAPS
 close to FETs

+3.3Volt +/- 5%
Countinue current:7.5A
OCP minimum:10A



PROJECT : MA3F
Quanta Computer Inc.

