





Penryn / Cantiga / ICH9-M






CPU Clock select

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100.00	100	33
0	0	1	133.33	100	33
0	1	1	166.66	100	33
0	1	0	200.00	100	33
0	0	0	266.66	100	33
1	0	0	333.33	100	33
1	1	0	400.00	100	33
1	1	1	200.00	100	33




EMI CAP




EC C-10/03 Change C229 to 10P and R171 to 22 ohm for meet Clock test.

GCLK_SEL = FCTSEL1


FCTSEL1 (PIN6)	PIN13	PIN14	PIN17	PIN18
0=UMA	DOT96	DOT96#	SRC-1/LCDT_100	SRC-1#LCDT_100
1 = External VGA	SRC-0	SRC-0#	27Mout-NSS	27Mout-SS









	PULL HIGH	PULL LOW
PCI3	PIN37/38 is CPU_STOP/PCI_STOP PIN37/38 IS SRC5.	**SRC5_EN/PCI-3 (Internal Pull Low)



PROJECT : SA6
Quanta Computer Inc.



All use 22U 10V(+/-20%,X5R,1210)Pb-Free.





CPU Thermal monitor


EC B-03 change from 220 to 0 ohm for meet ADI spec.

need choice for penryn thermal chip

Layout Note:
Layout Note: Routing 10:10 mils and away from noise source with ground guard












STRAPPING

CFG5	DMI X2 Select	Low=DMIX2 High=DMIX4(Default)
CFG6	iTPM Host Interface	Low= Enable High=Disable(Default)
CFG7	Intel Management Engine Crypto Strap	Low= Intel Management Engine Crypto TLS cipher suite with no Confidentiality High=Intel Management Engine Crypto TLS cipher suite with Confidentiality(Default)
CFG9	PCI Express Graphic Lane	Low= Reverse Lane High=Normal operation
CFG10	PCIe Loopback Enable	Low= Enable High=Disable(Default)
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	Digital Display Port(SDV0/DP/iHDMI) and PCIe Concurrent Operation.	Low=Only DP or only PCIe is operational (defaults) High=DP and PCIe x1 are operating simultaneously.
CFG13	CFG12	00=Reserved. 10=XOR Mode Enabled. 01=All-Z Mode Enabled. 11=Normal Operation (Default).












Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR_VTERM.



Uninstall






PROJECT : SA6
Quanta Computer Inc.


Size Custom	Document Number DDR RES. ARRAY	Rev 3B
Date: Friday, April 25, 2008	Sheet 12	of 41

DDR2 Dual channel A/B CONN


A is required to route to Top SoDIMM for AMT to function. This will need to change for M08










LCD CONNECTOR(Include WEB CAM function)



BACKLIGHT CONTROL




PANEL VCC CONTROL



PROJECT : SA6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LVDS/LCD CONN/LID/WEB CAM	3B
Date:	Friday, April 25, 2008	Sheet 18 of 41

For UMA HDMI function



EC C-05 /19 change Pin 25 connect to GND.

EQUALIZATION SETTING

PC1:PC0=0:0 8dB

PC1:PC0=0:1 4dB Recommended

PC1:PC0=1:0 12dB

PC1:PC0=1:1 0dB

SCLZ/SDAZ Low-level input/output Voltage

CFG1:CFG0=0:0 VIL:<0.4V VOL:0.6V (Default)

CGF1:CGF0=0:1 VIL:<0.36V VOL:0.55V


CGF1:CGF0=1:0 VIL:<0.44V VOL:0.65V

CGF1:CGF0=1:1 VIL:<0.36V VOL:0.6V


Use Pericom ST

Add R15, R16, R306, R319, R320 0 ohm. R303 4.7K


R277, R270, R265, R266 mount 0.2P.




ESD PORTECTION





CRT PORT



PROJECT : SA6
Quanta Computer Inc.



(CX20561-15Z for QFN)





add EAPD 8/21

PC BEEP GAIN CONTROL

GAIN	GPIO1	GPIO2
0dB	10K	10K
-6dB	omit	omit
-12dB	10K	omit
-18dB	omit	10K

add pin 49 for QFN 8/21

Headphone out + Spdif Out (normal open)





6017A2 Gain Table


GAIN0	GAIN1	AV(INV)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

SAB C stage modify


For MDC Module




TO RJ11/USB PORT



MiniCard WLAN connector 1




MiniCard connector 2




PROJECT : SA6
Quanta Computer Inc.


SATA CD-ROM



EC C-06 /27 change C479,C481,C415,C429 to 0.01U for meet Intel Spc.

SATA CONNECTOR






PROJECT : SA6
Quanta Computer Inc.


Size	Document Number	Rev
Custom	USB CONN	9B
Date: Friday, April 25, 2008	Sheet 28	of 41

BLUETOOTH CONNECTOR

29



FINGERPRINT CONNECTOR



EC B-18 /29 Mount C71,C76 for ESD.




PROJECT : SA6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BT/FG	38
Date:	Friday, April 25, 2008	Sheet 29 of 41




TOUCHPAD SWITCH CONN



WIRELESS LED


From ICH9-M




To WLAN card

KEYBOARD

For New Keyboard use.




LED INDICATOR




31

EC A-12 /31 Add CP7 CP8 C553 in B stage For EMI use



SWITCH/Volume cintral BOARD

EC A-13 /31 for LED +3.3V leak electricity. reserver circuit



EC B-15 /31 change R608 to 0805 and Q40 change to 2N7002.




PROJECT : SA6
Quanta Computer Inc.



Size Custom	Document Number TP/KBA/LED/MMB	Rev B8
Date: Friday, April 25, 2008	Sheet 31	of 41

NEWCARD


32






1.35A need 60 mil





0.75A need 30~40 mil





PROJECT : SA6
Quanta Computer Inc.











PROJECT : SA6
Quanta Computer Inc.

3 IMVP6_PROCHOT#

470K_4 NTC

6260_N

0.01u/50V

4 VID0

4 VID1

4 VID2


4 VID3

4 VID4

4 VID5







4 VID6





PROJECT : SA6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+3v_5S5/+5V_S5	3B
Date:	Friday, April 25, 2008	Sheet 39 of 41

CPU SCREW HOLE**MINI PCI-E SCREW HOLE 2****MINI PCI-E SCREW HOLE 1****MDC SCREW HOLE****NB SCREW HOLE****EMI Use****ESD Use**

PROJECT : SA6
Quanta Computer Inc.

A-test to B-test EC list

EC A-01 /15 change to +3.3V_SUS for B test
EC A-02 /24 and 15 Change to 1.5V for HDA use.
EC A-03 /16 Add R499 Pull high to +3.3V_S5
EC A-04 /16 change R190 pull-high to +3.3V_S5
EC A-05 /02 Add EMI Request L52 C554.
EC A-06 /14 C462,C459,C466,C464 Change to 10nF in B Stage.
EC A-07 /15 Add R224 PCI_PME# Connect to +3.3V_S5
EC A-08 /20 change VGA Pin 9 Desgin in B Stage.
EC A-09 /21 Add C557,C558,C555 for EMI Request.
EC A-10 /24 Add C329,C328,C327,C326 for EMI Request.
EC A-11 /26 Add L49,L50,C533,C542 in B stage For EMI use
EC A-12 /31 Add CP7 CP8 C553 in B stage For EMI use
EC A-14 /31 for LED +3.3V leak electricity.
EC A-15 /24 change C525 to 1U Fix POP Noise.
EC A-16 /7 CLK_3GPLLREQ# pull-high Page2 have, So remove R80 CLK_3GPLLREQ# Pull High.
EC A-17 / 21 Use BIOS MAC address , remove R340,R339,U17 , Mount R338.
EC A-18 / 18 B Stage R282 to 100 ohm for conexant request.

B-test to C-test EC list

EC B-01 /02 change 22P to 30P for RTC issue.
EC B-02 /03 change to 10K for meet Intel spec.
EC B-03 /05 change to 0 ohm for meet ADI spec.
EC B-04 /09/10 NA 220U and 330U.
EC B-05 /24 change R491,R492 from 0 ohm to 6.8K C551,C543 to 1U and change AMP Gain to 10 db for meet SPK Spec 1.5W.

EC B-6 /24 Add C603,C604,C606,C607,C608,C609 for ESD Request.
EC B-7 /30 Add R507,C560,C561 for ITE8502JX use.
EC B-8 /15 mount R447 and C482 for EMI request.
EC B-9 /30 Add R508 and C562 for EMI request.
EC B-10 /40 Add C563,C564,C565,C566 fix ESD .
EC B-11 /34 change PC66 to ESD Diode fix ESD .
EC B-12 /15 Add U31 for HDCP support.
EC B-13 /36 Del PC123,Add PC152.
EC B-14 /37 Add PC151
EC B-15 /31 change R608 to 0805 and Q40 change to 2N7002.
EC B-16 /23 Remove Q11,Q12,R235,R159 change C250 to 0.1U for OZ126 Rev:B use.
EC B-17 /10 Del L38,L39 Add R510,R511 1206 0 ohm.
EC B-18 /29 Mount C71,C76 for ESD.
EC B-19 /07 change R88 from 1.02K to 1K meet Intel check list 1.1

C-test to FAI-test EC list

EC C-01 /17 change C476,C491 to 1U, R427,R470 to 100 ohm for USB 1.0 can't work and meeti Intel Spec.
EC C-02 /17 mount C227 0.1U
EC C-03 /26 Add R514,R515,R516 connect to CL Function
EC C-04 /40 Add C614-C617 for ESD Request.
EC C-05 /30 Remove C561 for ITE Bug.
EC C-06 /27 change C479,C481,C415,C429 to 0.01U for meet Intel Spc.
EC C-07 /19 Add R517 Pin 25 connect to GND, ST Add R320,R319.
EC C-08/14 Add for TMP in FAI
EC C-09/14 Add R424 10K to meet Intel Demo Board.
EC C-10/03 Change C229 to 10P and R171 to 22 ohm for meet Clock test.
EC C-11/26 Change R455 to R466 connector +3V, Add R513 connector +3V for Intel Wireless use.