


LAYER 1 : TOP
LAYER 2 : VCC
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : GND
LAYER 6 : BOT

AMD Athlon 64 & Sempron / RS482M / IXP400







B


A

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal HAMMER operation



CPU










Diagram illustrating the connection of multiple power supply pins to a common ground joint. The pins shown are AVSSN, AVSSQ, AVSSDI, PLLVSS, and LPVSS. Each pin is connected to a common ground joint, which is then connected to the system ground. A warning icon and text "DO NOT SHARE GND VIA ON JOINT" are included, indicating that this configuration is not recommended.



NB RS480 POWER STATES


Power	Signal	S0	S1	S3	S4/S5	63
VDDHT		ON	ON	OFF	OFF	OFF
VDDR, VDDRCK		ON	ON	ON	ON	OFF
VDD18		ON	ON	OFF	OFF	OFF
VDDC		ON	ON	OFF	OFF	OFF
VDDA18		ON	ON	OFF	OFF	OFF
VDDA12		ON	ON	OFF	OFF	OFF
AVDD		ON	ON	OFF	OFF	OFF
AVDDDI		ON	ON	OFF	OFF	OFF
PLLVD		ON	ON	OFF	OFF	OFF
HTPVDD		ON	ON	OFF	OFF	OFF
VDDR3		ON	ON	OFF	OFF	OFF
LPVDD		ON	ON	OFF	OFF	OFF
LVDDR18D		ON	ON	OFF	OFF	OFF
LVDDR18A		ON	ON	OFF	OFF	OFF



Unbuffered DDR Near SODIMM Socket

ALLEGRO ROOM PROPERTY
AMD CPU

DDR



NOTE: BA2 is not used and it is left open.

NOTE: VDDid is a no connect for 2.5V DDR SDRAM.
It is only used for 3.3V SDRAM.

NOTE: Pin 10 (RESET_L) is not
used by unbuffered DIMM's.




Test point need place another side

Unbuffered DDR Far SODIMM Socket

ALLEGRO ROOM PROPERTY
AMD CPU

DDR



Test point need place another side

SO-DIMM (REVERSE)

NOTE: BA2 is not used and it is left open.








NOTE: VDDid is a no connect for 2.5V DDR SDRAM.
It is only used for 3.3V SDRAM.

NOTE: Pin 10 (RESET_L) is not
used by unbuffered DIMM's.


PROJECT : MA3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR FAR SO-DIMM	1A
Date:	Thursday, October 27, 2005	Sheet 10 of 37



VTT DDF





VGA



CLG














PROJECT : MA3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SB400-SATA/IDE	1A
Date:	Thursday, October 27, 2005	Sheet 15 of 37




PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



PROJECT : MA3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SB400-POWER & DECOUPLING	1A
Date:	Thursday, October 27, 2005	Sheet 16 of 37


REQUIRED STRAPS




OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

					PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8	PCI_CLK3	PCI_CLK2
	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK_7411	PCLK_5	PCLK_6	PCLK_LAN	PCI_CLK8	PCLK_591	PCLK_MINI
PULL HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	Internal USB PLL 48MHz OSC MODE DEFAULT	CPU I/F = K8 DEFAULT	ROM TYPE H,H = PCI ROM H,L = PMC LPC ROM	USB PHY PWRDOWN DISABLE DEFAULT	48MHz XTAL MODE		
PULL LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC (NOT SUPPORTED W/ IT8712) DEFAULT	SIO 48MHz DEFAULT	External USB PLL 48MHz XTAL MODE DEFAULT	CPU I/F = P4	L,H = NORMAL LPC ROM L,L = FW ROM			USB PHY PWRDOWN ENABLE	48MHz OSC MODE

DEBUG STRAPS



	PDACK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE SHORT RESET	Reserved	Reserved	Reserved	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE LONG RESET DEFAULT					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	




SB PCIE EEPROM STRAPS




PROJECT : MA3
Quanta Computer Inc.



Size	Document Number	Rev
Custom	SB400-STRAPS	1A
Date:	Thursday, October 27, 2005	Sheet 17 of 37



LAN






LAN



TYPE III MINI PCI SOCKET

ID Select : AD18
 Interrupt Pin : INTG# , INTF#
 Request indicates : REQ1#
 Grant indicates : GNT1#




PROJECT : MA3
 Quanta Computer Inc.

Size	Document Number	Rev
B	MINI PCI Socket & MDC	1A
Date:	Thursday, October 27, 2005	Sheet 23 of 37

SMARTAMC-CONEXANT_20468-31

ADO


For Layout:
Place decoupling caps near the power pins of
SmartAMC device.



SMARTDAA 20493-21


MDM

Revision History		
REV	Description	Date
00	Initial Release	February 14, 2002
01	27mmx27mm form factor.	July 5, 2002
02	6 pins J1 connector-T/R traces for specific uses-100V C902/C904	September 24, 2002
03	add J1B - remove T903	October 9, 2002
04	Change J1 & J1B. Change R938 size. Add TP60 to TP71.	November 12, 2002
05	Removed J1B. Change size for C978, C984, R902, R904, R906, R908, R910 and R978. Changed BR904 and BR906 to different manufacture.	November 26, 2002
06	Corrected error in Q904 PCB footprint.	January 3, 2003
07	Added DIB data transformer footprint, added MC966, deleted ring impedance circuit. Added the letter "M" prefix to all reference designators for MC966 from 3.3M to 10M, 100V, V+20%, Y5V. By default, MC966 will be populated. Also, changed CX20493 revision from 1 to 21.	September 24, 2003
08		November 06, 2003



AUDIO AMPLIFIER






ADO




0212 Gain Table

GAIN0	GAIN1	SE/BTL	AV(inv)
0	0	0	2 V/V
0	1	0	6 V/V
1	0	0	12 V/V
1	1	0	24 V/V
X	X	1	1 V/V



Headphone out





KBC-NS97551L



HDD connector




CD-ROM connector





USB

LEFT SIDE




LEFT SIDE





BATTERY CHARGER

ADAPTER 19V 65W 3.42A
BATTERY 6cell/53W@2.4A
8cell/71W@2.4A 12cell/106W@2.2A



CELL-SET
 0 = 4 CELL
 1 = 3 CELL

CC-SET = 1.05V/A


B: for mosfet delay time
 from 1 ms to 100us.



PROJECT : MA3
Quanta Computer Inc.



Size	Document Number	Rev	2A
Custom	CHARGER		
Date:	Thursday, October 27, 2005	Sheet	32 of 37

DC - DC (MAX1999)




MAX1845


OCP=13A
2.5VSUS
2.6V/11A
S0-S3




OCP=9.5A
1.8V_S5
0.22A
S0-S5



+2.5V
0.25A
S0-S3



+1.8V
7.43A
S0-S1



1.8VSUS
0.2A
S0-S3

5					4					3					2					1				
Stage	CHANGE LIST																							
A	Preliminary																							
B	Page	EC .	Change Description																					
	P . 2	EC -A01	Add R542 & reserve it for EMI solution.																					
	P . 13	EC -A02	Change C555,C566,C586 from reserve to 33PF for EMI solution.																					
	P . 18	EC -A03	Change L38~L40 for meet RGB signal rising/falling time.																					
	P . 19	EC -A04	Change R310 from 47 to 33 for meet CLK signal Slew Rate time.																					
	P . 27	EC -A05	Add C866 for ESD solution.																					
		EC -A06	Change R244 from 0 to Diode for battery low signal.																					
		EC -A07	Change PC19,PC125,PC148 from 2200pF to reserve it for power sequence.																					
	P . 31	EC -A08	Add C867 for ESD solution.																					
		EC -A09	Add PC156,PC172~PCPC175,PC184~PC186 for EMI solution.																					
		EC -A10	Change PR137 from 2.61K to 3.4K for charge volatge.																					
	P . 32	EC -A11	Add PR167,PC183 & reserve it for EMI solution.																					
		EC -A12	Add PR173,PC182,PR166,PC181 & reserve it for EMI solution.																					
	P . 33	EC -A13	Delete reserve resister PR15 & PR61.																					
		EC -A14	Add PR168,PC180,PR169,PC176 & reserve it for EMI solution.																					
		EC -A15	Change PR99,PC149 from 0 ,reserve to 100K,0.01uF & add PD28 for power sequence.																					
	P . 34	EC -A16	Add PR170,PC177 & reserve it for EMI solution.																					
		EC -A17	Change PR11 from 13K to 24K for VDDA_1V2 OCP set.																					
		EC -A18	Change PR82,PC85 from 0 to 220K,0.01uF & add PD31 for power sequence.																					
	P . 35	EC -A19	Add PU10 For VTT_DDR power rating.																					
EC -A20		Add PR165,PC178,PR172,PC179 & reserve it for EMI solution.																						
C	P . 2	EC -B01	Change L33 EMI FILTER from 120 to 300 and add C868,C869,C883 for EMI solution.																					
	P . 3	EC -B02	Add R553,C884 for EMI solution.																					
	P . 3	EC -B03	Add C870,C871,C872,C873 for ESD solution.																					
	P . 7	EC -B04	Add C874,R544,C875 for EMI solution.																					
	P . 13	EC -B05	Change BT2 connector.																					
	P . 13	EC -B06	Add R545~R548 & C877~C880 for EMI solution.																					
	P . 13	EC -B07	Add C876 for ESD solution.																					
	P . 18	EC -B08	Add C881,C882 for ESD solution.																					
	P . 19	EC -B09	Change R310 from 33 to 15 for meet signal rising/falling time.																					
	P . 21	EC -B10	Change LAN-Reset from LANRST# to PCIRST# & add R552.																					
	P . 26	EC -B11	Add PAD20~PAD27 for EMI solution.																					
	P . 27	EC -B12	Add net VDDA_1V2_ON for CPU power sequence.																					
	P . 28	EC -B13	Add CP1 & delete C675,C676,C687,C692 for EMI solution.																					
	P . 31	EC -B14	Add PC190~PC194 & PC195~PC200 for EMI solution.																					
	P . 35	EC -B15	Add PR174,PR175 for CPU power sequence.																					
	P . 35	EC -B16	Change PU8,PU10 for VTT_DDR power rating.																					
D	P . 2	EC -C01	Add C885 for EMI solution.																					
	P . 2	EC -C02	Add C886 and change R150 from 680 to 120 for ESD solution.																					
	P . 14	EC -C03	Add C887 for ESD solution.																					
	P . 24	EC -C04	Add MR955,MY2,ML1,MR956,L63,L62,MC979,MC980,MC981 for ESD solution.																					
	P . 31	EC -C05	Add PC201~PC204 for EMI solution.																					
	P . 34	EC -C06	Add PR178,PR179 for enable skip mode.																					
	P . 34	EC -C07	Change PR6,PR9 to 100K,2K for 1.8V OCP and Change PR7,PR109 to 100K,511K for 2.5V OCP.																					
	P . 35	EC -C08	Change PR106 to 1M for operation frequency to 300KHz.																					
	P . 35	EC -C09	Change PR11 to 13K for 1.2V OCP.																					