

IV@ For UMA

EV@ For Pure Dis.

SP@ For special setting

SPI@ For Optimus & UMA special setting

SPE@ For Pure Dis.special setting

VA@ For Audio version A setting

VB@ For Audio version B setting


@3G For 3G setting

PIV@ For UMA Power

PEV@ For Pure Dis. Power


FH5 BLOCK DIAGRAM

01



Note:
HM65 does not support USB 6 & 7
HM65 does not support SATA 2 & 3


N12P-GE Power Up Sequence



N12P-GE Power up Sequence

tINVDD>0
tINV-IFPAB_IOVDD>0
tINV-FBVDDQ>0


Deep S4/S5 off-on Sequence



Deep S4/S5 Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)

MS15-UMA Power-ON Sequence



System Power Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)
T2: RSMRST# TO EC_PWRBTN# = 110ms (spec:mini 100ms)
T3: MAINON2 TO VRON = 110ms (spec:mini 99ms)
T4: VRON TO EC_PWROK = 10ms (HWPG NEED TO BE HIGH at that time)
T5: MAINON TO MAINON2 = 500us
T6: EC_PWROK to UNCOREPWROK = 2ms(Min)
T7: SUS_STAT# to PLTRST# = 60us(Min)
T8: SYS_PWROK to SUS_STAT# = 1ms(Min)
T9: +VCC_CORE to IMVP_PWRGD = 5ms(Max)
T10: VRON to accept SVID command. = 5ms(Max)




Quanta Computer Inc.



PROJECT : FH5

Frontpage


Size	Document Number	Rev
		1A
Date	Monday, September 27, 2010	Sheet 2 of 41




Sandy Bridge Processor (DMI,PEG,FDI)





FDI Disabling (Discrete Only)



DP & PEG Compensation



Sandy Bridge Processor (CLK,MISC,JTAG)





eDP Hot-plug


CAD Note: Place PU resistor within 2 inches of CPU



Processor pull-up(CPU)









Quanta Computer Inc. PROJECT : FH5		
Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date	Monday, September 27, 2010	Sheet 7 of 41


Cougar Point (DMI, FDI, PM)




Cougar Point (LVDS,DDI)



PCH Pull-high/low(CLG)




System PWR_OK(CLG)




S4/S5 well
ie DSW VR Enable

```
High = Enable (Default)
Low = Disable
```


~~DPWROK FOR DSW (Deep Sx Well)~~



RTC Circuitry(RTC)




RESET JUMP (Near ROOM DOOR)




HDA Bus(CLG)



PCH JTAG Debug (CLG)




PCH SPI ROM(CLG)



Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031

PCH2 (CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting internal PD	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_O R508 1K/J 4 SPKR									
GNT3# / GPIO55	Top-Block Swap Override internal PU	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R237 1K/J 4 PCI_GNT3# 10									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC R195 330K/J 4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1] internal PU	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	+3V_O R465 1K/J 4 R475 1K/J 4 R468 1K/J 4 R489 1K/J 4 BBS_BIT1 10
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0] internal PU	PWROK											
HDA_SDO	Flash Descriptor Security internal PD	RSMRST	0 = Default (weak pull-up 20K) 1 = Override	+3V_O 31 R441 1K/J 4 ACZ_SDOUT_R ME_WRM# R436 0.4									
DF_TVS	DMI/FDI Termination voltage internal PD	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-up 20K)	R522 2.2K/J 4 O+1.8V R523 1K/J 4 DF_TVS 11 H_SNB_IVB# 4									
GPIO28	On-die PLL Voltage Regulator internal PU	RSMRST#	0 = Disable 1 = Enable (Default)	R270 1K/J 4 PLL_OVR_EN									
HDA_SYNC	On-Die PLL VR Voltage Select internal PD	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_SS R434 1K/J 4 ACZ_SYNC_O Need check schematic									
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Intel ME TLS with no confidentiality 1 = Intel ME TLS with confidentiality	+3V_SS R241 1K 4 PCH_GPIO15 11									

Default weak pull-up on GNT0/1#
[Need external pull-down for LPC BIOS]



GNT[3:0]# functionality is not available on Mobile.
Used as GPIO only.

Default weak pull-up on GNT0/1#
[Need external pull-down for LPC BIOS]


R8361 change to 1K ohm follow D61.0 and chklst 1.0
It needs to be connected to PROC_SELECT with a 1K±5% pull-up resistor to PCH VCCPNAND rail and a 4.7K±5% series resistor.

New Add in CPT EDS Rev1.0 at 0316
, Needs to be pulled High for Huron River platform.



Cougar Point-M (PCI,USB,NVRAM)



PLTRST#(CLG)




PCI/USB OC# Pull-up (CLG)




MPC Switch Control	
MPC_PWR_CTRL#	Low = MPC ON High = MPC OFF (Default)

MPC_PWR_CTRL# R184 *1K/J_4

CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)



Cougar Point (GPIO,VSS_NCTF,RSVD)

SGPIO




GPIO15

Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD


0 = Intel ME TLS with no confidentiality
1 = Intel ME TLS with confidentiality

GPUCORE_ON 31,39,41 dGPU_VRON
GPU_PWR_ON 41 dGPU_PWR_EN



CougarPoint_R1P0


GPIO Pull-up/Pull-down(CLG)




Un-multiplexed. Can be configured as wake input to allow wakes from Deep Sleep.
If not used then use 8.2-k Ω to 18-k Ω pull-down to GND.

Muxed with STP_PCI#
If not used, 8.2-k Ω to 18-k Ω pull-up to +V3.3S.


SATA[3:2]GP/GPIO[37:36] internal Pull-down 20K
SATA2GP/GPIO36 (FDI_OVRVLTG) & SATA3GP/GPIO37 (DMI_OVRVLTG)
Sampled at Rising edge of PWROK.
Weak internal pull-down. (weak internal pull-down is disabled after PLTRST# de-asserts)
NOTE: This signal should NOT be pulled high when strap is sampled



FDI TERMINATION VOLTAGE OVERRIDE LOW - Tx, Rx terminated to same voltage



DMI TERMINATION VOLTAGE OVERRIDE Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



BIOS RECOVERY High = Disable (Default)
Low = Enable

SV_SET_UP
High = Strong (Default)




MFG-TEST




[ID0:D1]	0:0	0:1	1:0	1:1
Fuction	UMA	Optimus (Hynix)	Optimus (Samsung)	Rev.

Board ID2 reserve PD






EV	UMA
Stuff	Ra




Quanta Computer Inc.
PROJECT : FH5



COUGAR POINT (POWER)




Cougar Point-M (POWER)



IBEX PEAK-M (GND)




Place these Caps near So-Dimm0.




VREF DQ0 M1 Solution

The diagram illustrates a voltage divider circuit for the VREF DQ0 M1 solution. A 1.5V_VSUS supply is connected to a resistor R306 (1K/F_4). The other end of R306 is connected to a node labeled SMDDR_VREF_DQ0_M1. This node is also connected to a resistor R296 (1K/F_4), which is connected to ground. A trace labeled R299 is connected to the SMDDR_VREF input and the node between R306 and R296. The node between R306 and R296 is also labeled '0V3 6'.


DDR_RVS (DDR)




Place these Caps near So-Dimm1.




VREF DQ1 M1 Solution




	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		





MIOX_VDDQ should pop
3.3V for N11P-GE1, but
pull down 10k for N11P-GT



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	1010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	0011
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0101
STRAP3	SOR_EXPOSED[3]	SOR_EXPOSED[2]	SOR_EXPOSED[1]	SOR_EXPOSED[0]	TBD
STRAP4	Reserve	Reserve	PCI_MAX_SPEED	DP_PLL_VDD3	TBD


	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN
* 0x3(0011)	900MHz 512MB(64M*16) Samsung	AKDSLGH500		K4W1G1646E-HC11
0x2(0010)	900MHz 512MB(64M*16) Hynix	AKDSLZWTW01	AKDSLZWTW00	H5TQ1G63BFR-11C
0x6(0110)	800MHz 1GB(128M*16) Hynix	AKD5MGGTW00	AKD5MGGTW01	H5TQ2G63BFR-12C
0x7(0111)	800MHz 1GB(128M*16) Samsung	AKD5MGGT501	AKD5MGGT502	K4W2G1646B-HC12

4.99K/F₄ ==> CS24992FB26
 10K/F₄ ==> CS31002FB26
 15K/F₄ ==> CS31502FB24
 20K/F₄ ==> CS32002FB29
 30.1K/F₄ ==> CS33012FB18
 35.7K/F₄ ==> CS33572FB13
 45.3K/F₄ ==> CS34532FB18

ROM_SI Strap Bit for RAM Mapping



N11P-GE1 DevID is 0x0DFE, so pull up
 ROM_SCLK with 15Kohm and STRAP2
 pull up 35Kohm





GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	N/A	
3	OUT	N/A	
4	OUT	N/A	
5	OUT	N/A	NV_VDD VID0
6	OUT	N/A	NV_VDD VID1
7	OUT	N/A	NV_VDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL




NV VID Table for N12P-GE

GPU_VID1	GPU_VID2	+VGPU_CORE
0	0	0.825V
1	0	0.9V
0	1	0.95V
1	1	TBD

Modify 8/18



SD/MS CONNDETOR





Share Pin

Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XD_RE#	MS_INS#	
SP3	XD_CE#		SD_D1
SP4	XD_CLE	MS_D7	SD_D0
SP5	XD_ALE	MS_D3	SD_D7
SP6	XD_WE#		SD_CD#
SP7	XD_WP	MS_D6	SD_D6
SP8	XD_D0	MS_D2	SD_CLK
SP9	XD_D1	MS_D0	SD_D5
SP10	XD_D2		SD_CMD
SP11	XD_D3	MS_D4	SD_D4
SP12	XD_D4	MS_D1	SD_D3
SP13	XD_D5	MS_D5	SD_D2
SP14	XD_D6	MS_BS	

CRT CONN/DDC LEVEL SHIFT



TBD CN5500 FOOTPRINT




PLACE PULL DOWN RESISTORS CLOSE TO DIFFERENTIAL PAIRS CONNECTED TO SOLID GROUND FLOOD WHICH IS CONTROLLED BY THE FET
AVOID STUBS TO ALL DIFFERENTIAL TRACES

INT-HDMI


PLACE AC CAP
CLOSE TO CONNECTOR



HDMI CONN





2.5" SATA HDD



SATA ODD

ODD CONN



Quanta Computer Inc.

PROJECT : FH5

Size	Document Number	Rev
	HDD/ ODD	1A

Date: Monday, September 27, 2010 Sheet 25 of 41

LAN


D

C

B


A

LAN Power




REQ by layout

X'tal 25MHz




LAN EEPROM(DEL)

Transformer




Reserver for EMI

RJ45




RJ45
rj45-c100v5-10806-I8p-luv
DFTJ08FR157



Quanta Computer Inc.


PROJECT : FH5

Size	Document Number	Rev
	LAN_RTL8111E-GR/RJ45	1A
Date:	Monday, September 27, 2010	Sheet 26 of 41





8/23 Change BT on circuit.

BuleTooth (BTM)





USB Connector

USB Charge



Place close to the CONN side



	CTL1	CTL2	CTL3	NOTE
ES(PG1.1)	0	1	0	SDP(S3/S5)battery 12%以下
	0	1	1	DCP, Auto-detect(S3/S5)battery 12%以上 or AC mode
	1	1	0	SDP(S0)

USB_WORK	Mode
Low - S5 - 1.8A	DCP, Auto-detect
High - S0/S3 - 1.5A USB wake up with S3	CDP, BC Spec 1.1 == PCH HOST


	R321	mA
OC limitation	100k ohm	480
	22.1k ohm	2171

Applied Now





Quanta Computer Inc.
PROJECT : FH5


8/16 Change Debug Pin define to NB4 use.




Mini Card2-3G (MNC)




Keyboard(KBC)




For EMI Reserve Caps for debug




Touch Pad



8/23 Change TP to 12 pin conn.



HDD/ODD



CAPS LED



NUM LED



WLAN




Battery




Power Status




MIC




HP




SPKR



BEEP




VOLMUTE




Codec ALC269-VB



U23	Ra	Rb	Rc	Rd	Re	Ca	Cb	Cc	Cd	Da	La	Ua
ALC269Q-VA	X	X	X	X	X	X	X	X	X	X	X	X
ALC269Q-VB	X	X	X	X	X	X	X	X	X	X	X	X



DGND plane AGND plane




NEW CARD




PW BOARD CON

32




CPU FAN CTRL




 Quanta Computer Inc. PROJECT : FH5			
Size	Document Number	Rev	
	FAN/SW/NEWCARD	1A	
Date:	Monday, September 27, 2010	Sheet	32 of 41


BACKLIGHT Control(LVDS)




BACKLIGHT POWER




LED Panel POWER SWITCH(LVDS)







LVDS/CCD






REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr}$
 $= 0.793V$ for 3.965A current limit







+1.05V_PCH
1.05 Volt +/- 5%
TDC : 13.58A
PEAK : 18.2A
OCP : 23A
Width : 730mil

Current limit = $10\mu A \cdot R_{th} / R_{DSon}$

$V_{OUT} = (1 + R_1 / R_2) \cdot 0.5$




Quanta Computer Inc.
PROJECT : FH5

Size	Document Number	Rev
	+PCH&VTT (RT8238A)	1A
Date:	Monday, September 27, 2010	Sheet 37 of 41

+0.75V_DDR_VTT
0.75 Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil

SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.015A
PEAK : 0.02A
Width : 10mil

+1.5V_SUS
1.5 Volt +/- 5%
TDC : 10.36A
PEAK : 13.81A
OCP : 15A
Width : 550mil



$$V_{out} = (PR_{150}/PR_{149}) \times 0.75 + 0.75$$


$$L(\text{ripple current}) = (9-1.5) \cdot 1.5 / (2.2 \mu \cdot 400 \text{ k} \cdot 9) \sim 1.42 \text{ A}$$

$$V_{trip} = (15 - 0.71) \times 4.3 \text{ m}\Omega = 0.06145 \text{ V}$$

$$R_{ILIM} = V_{trip} / 10 \mu = 6.144 \text{ K}$$



+1.5V
1.5 Volt +/- 5%
TDC : 0.5A
PEAK : 0.65A
Width : 25mil

	S3	S5	+1.5V_SUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



TDC : 1.125A
PEAK : 1.5A
Width : 60mil

VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V



Quanta Computer Inc.

PROJECT : FH5

