



Intel Calpella BLOCK DIAGRAM


Intel Calpella Arrandale UMA








01




Power Sequence








05



CPU Core Power

+VCC_CORE=4.8 max




1.1V RAIL POWER

CPU CORE SUPPLY

POWER

SENSE LINES



VTT0_43,VTT0_44:(Intel feedback)
They are connected to hidden page for intel validation purpose.

VCC_SENSE & VSS_SENSE:
SC(V1.0)P19
100- ±1% pull-down to GND near processor

VSS_SENSE VTT:
SC(V1.0)P20
Connect VSS_SENSE_VTT to GND
or can be left floating.
Note: CRB has the VSS_SENSE_VTT floating.

PROC_DPRSPLVR:
SC(V1.0)P19:
It is important to have the resistor stuffing options
in the design for the Turbo functionality.
The stuffing and no-stuffing of the resistors
will depend on the POC configuration of AUB
and CPO

CRB(V1.0)P67:
uses 1K pull-up and pull-down resistors
CRB default setting is "1"


ARRANDALE PROCESSOR (GRAPHICS POWER)



GRAPHICS

POWER

PEG & DMI






For S3 power reduction
Check to ensure that 4 stitching caps per SODIMM connector between SODIMM 1.5V and GND are placed as close as possible to the connectors - caps should be evenly distributed between the connectors


AUBURDALE/CLARKSFIELD PROCESSOR (POWER)




IBEX PEAK-M (DMI, FDI, GPIO)



IBEX PEAK-M (LVDS, DDI)




RTC BATTERY




INTVREN[Internal Voltage Regulator Enable]
This signal enables the internal 1.05 V regulators.
This signal must be always pulled-up to VccRTC.

IBEX PEAK-M (HDA,JTAG,SATA)


09




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.




For PCH 32Mbit (4M Byte)



Note : Only pop when PCH is production stage & need "JTAG boundary Scan". Remember to depop XDP side Res.



RESET JUMP (Near ROOM DOOR)




IBEX PEAK-M (PCI, USB, NVRAM)



IBEX PEAK-M (PCI-E, SMBUS, CLK)

10

Place TX DC blocking caps close PCH.



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH




Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable



A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Integrated Clock Chip Enable (Reserve to validate for future platforms)	
RSV_WOL_EN (GPIO8)	Enable when sampled low Disable when sampled high



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------


BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3_3.
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

BMBUSY#:(Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.




Quanta Computer Inc.
PROJECT : FH1


Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Friday, October 09, 2009	Sheet 11 of 37



IBEX PEAK-M (GND)





IbexPeak-M_R1P0




IbexPeak-M_R1P0




Quanta Computer Inc.
PROJECT : FH1






Place these Caps near So-Dimm2.




M1 VREF




Quanta Computer Inc.
PROJECT : FH1

Backlight Control(LDS)




BACKLIGHT POWER

80mils







LED Panel POWER SWITCH(LVDS) 16

80mils




LVDS/CCD







Card Reader



As close U8203 pin9 as possible




2.5" SATA HDD




SATA ODD


ODD CONN



Hole



Decoupling Cap




Quanta Computer Inc.







PROJECT : FH1

Size	Document Number	Rev
	HDD/ ODD/HOLE	1A

Date: Friday, October 09, 2009 Sheet 20 of 37





USB Connector




MINI CARD (WLAN)

22




XDP




It is for debug. request vandeer provide 200 pcs sample.



Keyboard(KBC)




For EMI Reserve Caps for debug



Touch Pad



HDD/ODD



CAPS LED



NUM LED



WLAN



Battery



Power Status



[illegible]

HP

SPKR

CON3

4 SPKOUTL- CN

3 SPKOUTL+ CN

2 SPKOUTR+ CN

1 SPKOUTR- CN

5 TUNER-PWR

AC1 470P/50V/XTR

AC2 470P/50V/XTR

AC3 470P/50V/XTR

AC4 470P/50V/XTR

AP1 0 ALG SPKOUTL-

AP2 0 ALG SPKOUTL+

AP3 0 ALG SPKOUTR-

AP4 0 ALG SPKOUTR+

AP5 0 ALG SPKOUTR-

BEEP

(9) PCBEEP

ALG BEEPIN B

AR18 18K4

AC13 100P50V/NPO



AR10 1K4



AC31 0.1U25V/X7R

AC30 0.01U50V/X7R


ALG BEEP IN

VOLMUTE







BIOS Write Protect



Near ROOM DOOR




CPU FAN CTRL



MDC




SW BOARD CON




+5VPCU +/- 5%
Countinue current:4.9A
Peak current :6A
OCp minimum :7.5A


+3VPCU +/- 5%
Countinue current:5.1A
Peak current:6A
OCp minimum 7.5A




Quanta Computer Inc.
PROJECT : FH1

Size	Document Number	Rev
	+5V/+3V (RT8206B)	1A
Date:	Friday, October 09, 2009	Sheet 27 of 37









Quanta Computer Inc.
PROJECT : FH1


Size	Document Number	Rev
	+1.05V_VTT (VT358)	1A
Date:	Friday, October 09, 2009	Sheet 30 of 37






Quanta Computer Inc.
PROJECT : FH1

Size	Document Number	Rev
	DISCHARGE/3VS5/5VS5/LAN	1A
Date:	Friday, October 09, 2009	Sheet 33 of 37




Quanta Computer Inc.
PROJECT : FH1

Size	Document Number	Rev
	CHARGER (ISL88731)	1A
Date: Friday, October 09, 2009	Sheet 34 of 37	



Power Tree Table



36

