

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

Cable Docking

TV_OUT
VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr

PG 31

VAULE DEFINE


A=0603,B=0805,C=1206,F=1%,
OTHER IS 0402
V=Y5V,U=Y5U,R=X5R,S=X6S,
X=X7R,G=COG,O=NPO

EXAMPLE

10R=10ohm(0402)
10A=10ohm(0603)
10B=10ohm(0805)
10C=10ohm(1206)
10/F=10ohm(0402 and 1%)

EXAMPLE

0.1U/16V/R=0.1U/16V/X5R(0402)
0.47UA/10V/X=0.47U/10V/X7R(0603)
10UB/10V/U=10U/10V/Y5U(0805)






ARES/ARTEMIS Block Diagram SI - PHASE

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD21	INTA#,INTB#	RICOH832

PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number BLOCK DIAGRAM	Rev C2A
Date: Wednesday, December 20, 2006 Sheet 1 of 40		



CPU THERMAL SENSOR & CONTROL




HT LINK CONTROL LEVEL SHIFTER

MUST KEEP LOW DURING S3-S5 TO MEET HT IO LINK SPEC




PLACE CLOSE CPU

SI MODIFY 1219




CPU OR THERM IC THERMTRIP TO
SHUTDOWN SYS FROM MCP67

CPU PROCHOT INPUT FROM THERMAL IC OR SODIMM SENSOR



OVER TEMP CONTROL








**NEED TO CONFIRM NVIDIA FOR
THE USAGE CONNECTION TO SB**





PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number CPU (HT_I/F,CTL)	Rev C2A
Date: Wednesday, December 20, 2006 Sheet 2 of 40		




M_VREF : W =20MIL AND SPACE = 20MIL














PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number CPU (MEM I/F)	Rev C2A
Date: Wednesday, December 20, 2006	Sheet 3	of 40




LOCATION	MCP67M (UMA)	MCP67D (DISCRETE)
Ra Ca	124 1% 0.01UF	NC NC
Rb Cb	124 1% 0.01UF	NC NC
Rc Cc Re	1K 1% 0.01UF 22K	NC NC NC
Rd Cd Rf Rg Rh	1K 1% 0.1UF 10K 10K 6.2K	NC NC NC NC NC



PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MCP67 (HT_I/F,DACS,VGA)	Rev C2A
Date: Wednesday, December 20, 2006 Sheet 6 of 40		

C51D SUPPORT PCI-E LANE REVERSE



FOR USED
NB8X ONLY
IF NOT USED,
LEAVE NC

MCP67D & MCP67M DIFFERENCE TABLE			
LOCATION	MCP67M (UMA)	MCP67M (DISCRETE)	MCP67D (DISCRETE)
Ra	NC	0R	0R
Rb Rc	NC NC	22R 22R	22R 22R

NET NAME	MCP67D (DISCRETE)	MCP67M (GPU)
PE0_PRSENTX16	LOW	NC

IF NOT USED NB8X, LEAVE NC

[12] CLK_PCIE_VGA# Rb R649 22R
[12] CLK_PCIE_VGA# Rc R648 22R

DB2 MODIFY
[NEW CARD]


[MINI CARD]



[MINI CARD]



DB2 MODIFY



DB2 MODIFY

PCIE_RST# [12,27,28]


[NEW CARD]

[MINI CARD]


[MINI CARD]
DB2 MODIFY

DB2 MODIFY 1025

Ra,Rb IF NOT USED : LEAVE NC (INTERNAL PU)




CLOCK BYPASS




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MCP67 (PCI-E_I/F)	Rev C2A
Date: Wednesday, December 20, 2006	Sheet 7 of 40	


[2,5,6,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,32,33,36,38]




PCI/LPC PULL-UP





CLOCK BYPASS




3V [2,5,6,7,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,32,33,36,38]
3V_S5 [9,10,11,20,28,30,32,33,37]





















LCD CONNECTOR



HDMI PORT













**SI MODIFY 1215
FOR LANVCC LEAKAGE**

[9] MII_25MHz 2 LAN_POWER_R 1 MII_25MHz_C 4

U48 TC7SH08FU


[9] MII_25MHz R828 0R MII_25MHz_C

[30,31,32] LAN_POWER R833 *0R LAN_POWER_R





NB5/RD2/HW1


Size Custom	Document Number RTL8211B,8201CL,RJ45,RJ11	Rev C2A
Date: Wednesday, December 20, 2006 Sheet 20 of 40		




Serial EEPROM




*TPA/TPA#, TPB/TPB# pair trace : As close as possible.
 *TPA/TPA#, TPB/TPB# pair trace : Same length electrically. And layout with shields.
 *Termination resistor for TPA+/-, TPB+/- : As close as possible to its cable driver (device pin out).




4 IN1 CARD READER XD,MMC/SD,MS/MP





Note: Need to add WP# and CD# pad for Proconn



2ND SOURCE









*NOT INSTALL FOR 2ND SOURCE CO-LAYOUT USED



AT1 & AT2 AND DISCRETE & UMA		
DIFFERENCE TABLE		
HOLE	STATUS	NUT
HOLEa	DISCRETE UMA	NUT-VGA-MBAT8002
HOLEb	DISCRETE UMA	NUT-VGA-MBAT8002
HOLEc	AT1	NUT-MINI-MBAT8004
HOLED	AT2	NUT-MINI-FBAT9035


SCREW HOLE






Revision History

REV	Description	Date
0	Initial Release	April 26, 2005
4		




AUDIO AMPLIFIER




0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB



INT. SPEAKER





PCSPK BEEP






PROJECT : AT1
Quanta Computer Inc.



Size Custom	Document Number AMP_TPA0312	Rev C2A
Date: Wednesday, December 20, 2006	Sheet 25 of 40	




MODIFY 0823



USB DIP CONNECTOR X 2




SATA_1 CONNECTOR




For 17"W Second HDD

SATA_2 CONNECTOR





USB WIRE TO DC BOARD X 1




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number SATA HDDx2,CD-ROM,USBx3	Rev C2A
Date: Wednesday, December 20, 2006	Sheet 26	of 40



Mini PCI-E Card 1 WLAN



Mini PCI-E Card 2
(WWAN/SIM)
FOR 15.4" ONLY (RESERVE)




No need to stuff.




FOR KBC DEBUG

[29,30,31] PWR_LED#

[29,30,31] MBATLED0#






SI MODIFY 1213 FOR WLAN



FOR 17" SW BOARD




FOR 17" SW BOARD




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MINI CARDx2 (WLAN,WWAN,SIM)	Rev C2A
Date: Wednesday, December 20, 2006 Sheet 27 of 40		


FINGER PRINT




CAMERA




NEW CARD



BLUETOOTH



TPM (1.2)




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number NEW CARD,CAMER,TPM,F/P,B/T	Rev C2A
Date: Wednesday, December 20, 2006	Sheet 28 of 40	

EC - KB3920

30




STRAP PIN (*INTERNAL PULL-UP)



IF USED KB3920 : Ra stuff 0 ohm
IF USED KB3920 : Ra leave NC

MY0	47	TP_TEST: Clock Test Mode Low: Test Mode. HIGH: *32kHz clock in normal tuning	MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: *Boot from ISA flash part
MY1	48	TP_PLL: DPLL Test Mode Low: Test Mode. HIGH: *Normal operation	MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: *Normal Mode


SI STUFF SPI ROM




MODIFY FOR POWER RECOMMEND 0904



MODIFY REMOVE FOR STRAP OPTION 0904



DB2 MODIFY






PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number KB3920_SPI_ROM	Rev C2A
Date: Wednesday, December 20, 2006 Sheet 30 of 40		


EC - KB3926





CABLE DOCK



RESERVE FOR EMI SOULTION




TOUCH PAD CONNECTOR






PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number KB3926, DOCKING, TOUCH_PAD	Rev C2
Date: Wednesday, December 20, 2006 Sheet 31 of 40		



DISCHARGE



SI POWER MODIFY



LAN_POWER (WOL FUNCTION)		
POWER STATES	AC MODE	DC MODE
S4 / S5	OFF	OFF
S3	ON	OFF
S0	ON	ON



CPU_CORE	[4,38]
1.2V_S5	[10,11,35]
1.5V	[27,28,31,36]
1.8V	[11,13,15,16,17,37]
1.8VSUS	[2,3,4,5,6,36,37]
2.5V	[2,13,36]
LANVCC	[20,33]
3V	[2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,33,36,38]
3VSUS	[27,28,29,33]
3V_S5	[8,9,10,11,20,28,30,33,37]
5V	[13,18,19,22,23,25,26,27,28,29,31,33,36,38]
5VSUS	[18,26,28,30,31,33,37]
+12V_ALW	[10,18,33]
VIN	[18,31,33,34,35,36,37,38]

DC/DC 3VPCU/ 5VPCU/ +12V_ALW

33

5 Volt +/- 5%

5VPCU
C/C:8A
P/C:10A

$V_{out}=0.7(Ra+Rb)/Rb$
Rb around 49.9k


$I_{lim} * MOSFET(R_{DS(on)}) = V_{ILIM}(mV) / 10$
 $V_{ILIM}(mV) = 5uA * R_{ILIM}$

TOPN: OUT1/OUT2
GND=400KHz/500KHz
REF = 400KHz /300KHz
VCC5=200KHz/300KHz

Place these CAPS
close to FETs

3.3 Volt +/- 5%

3VPCU
C/C:8A
P/C:10A



Adapter 19V/3.4A/65W 19V/4.75A/90W

From Docking CNN


MAX8724

Battery 6/8/12cell


34

FOR AT2 17"

FOR AT1 15.4"




VGA_CORE
C/C:12A
P/C:15A
OCP minimum 23A




INPUTS		OUTPUTS			VGA_CORE
G0	G1	OD1	OD2	OD3	
0	0	$0.75 \times (1 + R1/R2 + R1/R3 + R1/R4)$			1.2V
0	1	$0.75 \times (1 + R1/R2 + R1/R3)$			1.1V
1	0	$0.75 \times (1 + R1/R2 + R1/R4)$			1.0V
1	1	$0.75 \times (1 + R1/R2)$			0.9V


GFX_VID0
H: Normal Voltage
L: Low Voltage

VGACORECTL	NB8X	R2	R3/PR294	PR1293/PR295
HI	1.2V	CS43012FB10	NA	Mounted
LO	1.XV			



1.2V_S5 [10.11.32]
1.2V_VCORE [11.36]
VGA_CORE [12]
3VPCU [9.14.18.28.29.30.31.33.34]
5VPCU [10.23.33.34.36.37.38]
VIN [18.31.32.33.34.36.37.38]






38

CPU_CORE MAX8774

TON=200K Ohm/ 300K Hz

D5	D4	D3	D2	D1	D0	Output	D5	D4	D3	D2	D1	D0	Output
0	0	0	0	0	0	1.5500V	1	0	0	0	0	0	0.7625V
0	0	0	0	0	1	1.5250V	1	0	0	0	0	1	0.7500V
0	0	0	0	1	0	1.5000V	1	0	0	0	1	0	0.7375V
0	0	0	0	1	1	1.4750V	1	0	0	0	1	1	0.7250V
0	0	0	1	0	0	1.4500V	1	0	0	1	0	0	0.7125V
0	0	0	1	0	1	1.4250V	1	0	0	1	0	1	0.7000V
0	0	0	1	1	0	1.4000V	1	0	0	1	1	0	0.6875V
0	0	0	1	1	1	1.3750V	1	0	0	1	1	1	0.6750V
0	0	1	0	0	0	1.3500V	1	0	1	0	0	0	0.6625V
0	0	1	0	0	1	1.3250V	1	0	1	0	1	0	0.6500V
0	0	1	0	1	0	1.3000V	1	0	1	0	1	1	0.6375V
0	0	1	0	1	1	1.2750V	1	0	1	0	1	1	0.6250V
0	0	1	1	0	0	1.2500V	1	0	1	1	0	0	0.6125V
0	0	1	1	0	1	1.2250V	1	0	1	1	0	1	0.6000V
0	0	1	1	1	0	1.2000V	1	0	1	1	1	0	0.5875V
0	1	0	0	0	0	1.1750V	1	0	0	0	0	0	0.5750V
0	1	0	0	0	1	1.1500V	1	0	0	0	0	1	0.5625V
0	1	0	0	0	1	1.1250V	1	1	0	0	0	1	0.5500V
0	1	0	0	1	0	1.1000V	1	1	0	0	1	0	0.5375V
0	1	0	0	1	1	1.0750V	1	1	0	0	1	1	0.5250V
0	1	0	1	0	0	1.0500V	1	1	0	1	0	0	0.5125V
0	1	0	1	0	1	1.0250V	1	1	0	1	1	0	0.5000V
0	1	0	1	1	0	1.0000V	1	1	0	1	1	1	0.4875V
0	1	1	0	0	0	0.9750V	1	1	1	0	1	1	0.4750V
0	1	1	0	0	1	0.9500V	1	1	1	0	0	0	0.4625V
0	1	1	0	0	1	0.9250V	1	1	1	0	1	0	0.4500V
0	1	1	0	1	0	0.9000V	1	1	1	0	1	1	0.4375V
0	1	1	1	0	0	0.8750V	1	1	1	1	0	1	0.4250V
0	1	1	1	0	1	0.8500V	1	1	1	1	0	0	0.4125V
0	1	1	1	0	1	0.8250V	1	1	1	1	1	0	0.4000V
0	1	1	1	1	0	0.8000V	1	1	1	1	1	0	0.3875V
0	1	1	1	1	1	0.7750V	1	1	1	1	1	1	0.3750V



PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MAX8774 (CPU_CORE)	Rev C2A
Date: Wednesday, December 20, 2006 Sheet 38 of 40		