


C45/C46 Block Diagram

C45 Project code: 91.4U501.001
C46 Project code: 91.4V001.001
PCB Number : 06254
Revision : -1



SYSTEM DC/DC TPS51120	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A) 3D3V_S5 (7A)
SYSTEM DC/DC SC411	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 (9.5A) 1D8V_S3 (8.5A)
SC411 TPS5110	
DCBATOUT	DDR_VREF_S0 (1.5A) DDR_VREF_S3
APL5913	
1D8V_S3	1D5V_S0 (2A)
APL5915	
3D3V_S0	2D5V_S0 (300mA)
APL5915	
3D3V_S5	1D25V_S0
MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
CPU DC/DC ISL6262	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 47A
PCB STACKUP	
L1: Signal 1 L2: POWER L3: Signal 2 L4: Signal 3 L5: GND L6: Signal 4	

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP TBD

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB800 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[7:6]	Reserved	
CFG8	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDV0CTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

ICH8M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

PCI Routing

page 17


	IDSEL	INT	REQ	GNT




PCIe Routing

LANE1	LAN
LANE2	Express Card
LANE3	MiniCard WLAN
LANE4	USB Cardreader




USB Table

USB	
Pair	Device
0	USB1(ON BOARD)
1	USB2(EXT. USB)
2	USB3(EXT. USB)
3	USB4(EXT. USB)
4	MINICARD
5	USB Cardreader
6	MINICARD
7	NEW CARD
8	BLUETOOTH
9	WEBCAM












 緯創資通		Wistron Corporation 21F, 8th Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Clock Generator			
Size	Document Number		Rev
Custom	C45/C46		SA
Date:	Monday, May 07, 2007	Sheet 3 of	45



Net "TEST4" as short as possible,
make sure "TEST4" routing is
reference to GND and away other
noisy signals


 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		CPU (1 of 2) AGTL	
Size	Document Number		Rev
Custom		C45/C46	SA
Date:	Wednesday, April 25, 2007	Sheet	4 of 45




Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)




H_SCOMP and H_SCOMP# Resistors and Capacitors close MCH 500 mil (MAX)



H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")



H_REF Decoupling Crestline close Crestline 100 mil

U46A 1 OF 10

H_D#0	E2C	H_D#0	H_A#3	J13	H_A#3
H_D#1	G2C	H_D#1	H_A#4	B11	H_A#4
H_D#2	G7C	H_D#2	H_A#5	C11	H_A#5
H_D#3	M6C	H_D#3	H_A#6	M11	H_A#6
H_D#4	H7C	H_D#4	H_A#7	C15	H_A#7
H_D#5	H7C	H_D#5	H_A#8	E16	H_A#8
H_D#6	G4C	H_D#6	H_A#9	L13	H_A#9
H_D#7	F3C	H_D#7	H_A#10	G17	H_A#10
H_D#8	N8C	H_D#8	H_A#11	C14	H_A#11
H_D#9	H2C	H_D#9	H_A#12	K16	H_A#12
H_D#10	M10C	H_D#10	H_A#13	B13	H_A#13
H_D#11	N12C	H_D#11	H_A#14	L16	H_A#14
H_D#12	N9C	H_D#12	H_A#15	J17	H_A#15
H_D#13	H5C	H_D#13	H_A#16	B14	H_A#16
H_D#14	P13C	H_D#14	H_A#17	K19	H_A#17
H_D#15	K9C	H_D#15	H_A#18	P15	H_A#18
H_D#16	M2C	H_D#16	H_A#19	R17	H_A#19
H_D#17	W10C	H_D#17	H_A#20	B16	H_A#20
H_D#18	M3C	H_D#18	H_A#21	H20	H_A#21
H_D#19	V4C	H_D#19	H_A#22	L19	H_A#22
H_D#20	M3C	H_D#20	H_A#23	D17	H_A#23
H_D#21	J1C	H_D#21	H_A#24	M17	H_A#24
H_D#22	N5C	H_D#22	H_A#25	N16	H_A#25
H_D#23	N3C	H_D#23	H_A#26	J19	H_A#26
H_D#24	W6C	H_D#24	H_A#27	B18	H_A#27
H_D#25	W9C	H_D#25	H_A#28	E19	H_A#28
H_D#26	N2C	H_D#26	H_A#29	B17	H_A#29
H_D#27	Y7C	H_D#27	H_A#30	B15	H_A#30
H_D#28	Y9C	H_D#28	H_A#31	E17	H_A#31
H_D#29	P4C	H_D#29	H_A#32	C18	H_A#32
H_D#30	W3C	H_D#30	H_A#33	A19	H_A#33
H_D#31	AD12C	H_D#31	H_A#34	B19	H_A#34
H_D#32	AE3C	H_D#32	H_A#35	N19	H_A#35
H_D#33	AD9C	H_D#33			
H_D#34	AC9C	H_D#34			
H_D#35	AC7C	H_D#35			
H_D#36	AD11C	H_D#36			
H_D#37	AC11C	H_D#37			
H_D#38	AD7C	H_D#38			
H_D#39	AB2C	H_D#39			
H_D#40	AD7C	H_D#40			
H_D#41	AB1C	H_D#41			
H_D#42	Y3C	H_D#42			
H_D#43	AC6C	H_D#43			
H_D#44	AC5C	H_D#44			
H_D#45	AG3C	H_D#45			
H_D#46	AJ9C	H_D#46			
H_D#47	AH8C	H_D#47			
H_D#48	AJ14C	H_D#48			
H_D#49	AE9C	H_D#49			
H_D#50	AE11C	H_D#50			
H_D#51	AH12C	H_D#51			
H_D#52	AJ5C	H_D#52			
H_D#53	AH5C	H_D#53			
H_D#54	AJ6C	H_D#54			
H_D#55	AE7C	H_D#55			
H_D#56	AJ7C	H_D#56			
H_D#57	AJ2C	H_D#57			
H_D#58	AE5C	H_D#58			
H_D#59	AJ3C	H_D#59			
H_D#60	AH2C	H_D#60			
H_D#61	AH13C	H_D#61			
H_D#62		H_D#62			
H_D#63		H_D#63			

HOST

H_ADS#	G12	H_ADS#	4
H_ADSTB#0	H17	H_ADSTB#0	4
H_ADSTB#1	G20	H_ADSTB#1	4
H_BNR#	C8	H_BNR#	4
H_BPR#	E8	H_BPR#	4
H_BREQ#	F12	H_BREQ#	4
H_DEFER#	D6	H_DEFER#	4
H_DBSY#	C10	H_DBSY#	4
HPLL_CLK	AM5	CLK_MCH_BCLK	3
HPLL_CLK#	AM7	CLK_MCH_BCLK#	3
H_DPWR#	H8	H_DPWR#	4
H_DRDY#	E4	H_DRDY#	4
H_HIT#	K7	H_HIT#	4
H_HITM#	C6	H_HITM#	4
H_LOCK#	G10	H_LOCK#	4
H_TRDY#	B7	H_TRDY#	4
H_DINV#0	K5	H_DINV#0	4
H_DINV#1	L2	H_DINV#1	4
H_DINV#2	AD13	H_DINV#2	4
H_DINV#3	AE13	H_DINV#3	4
H_DSTBN#0	M7	H_DSTBN#0	4
H_DSTBN#1	K3	H_DSTBN#1	4
H_DSTBN#2	AD2	H_DSTBN#2	4
H_DSTBN#3	AH11	H_DSTBN#3	4
H_DSTBP#0	L7	H_DSTBP#0	4
H_DSTBP#1	K2	H_DSTBP#1	4
H_DSTBP#2	AC2	H_DSTBP#2	4
H_DSTBP#3	AJ10	H_DSTBP#3	4
H_REQ#0	M14	H_REQ#0	4
H_REQ#1	E13	H_REQ#1	4
H_REQ#2	A11	H_REQ#2	4
H_REQ#3	H13	H_REQ#3	4
H_REQ#4	B12	H_REQ#4	4
H_RS#0	E12	H_RS#0	4
H_RS#1	D7	H_RS#1	4
H_RS#2	D8	H_RS#2	4

965GM (71.GM965.00U)
965PM (71.PM965.00U)

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

×P36 RSVD#P36
×P37 RSVD#P37
×R35 RSVD#R35
×N35 RSVD#N35
×AR12 RSVD#AR12
×AR13 RSVD#AR13
×AM12 RSVD#AM12
×AN13 RSVD#AN13
×J12 RSVD#J12
×AR37 RSVD#AR37
×AM36 RSVD#AM36
×AL36 RSVD#AL36
×AM37 RSVD#AM37
×D20 RSVD#D20

×H10 RSVD#H10
×B51 RSVD#B51
×B320 RSVD#B320
×BK22 RSVD#BK22
×BF19 RSVD#BF19
×BH20 RSVD#BH20
×BK18 RSVD#BK18
×BF23 RSVD#BF23
×BG23 RSVD#BG23
×BC23 RSVD#BC23
×BD24 RSVD#BD24

×BH39 RSVD#BH39
×AW20 RSVD#AW20
×BK20 RSVD#BK20

×B44 RSVD#B44
×C34 RSVD#C34
×A35 RSVD#A35
×B36 RSVD#B36
×B34 RSVD#B34
×C34 RSVD#C34

3,4 CPU_SEL0 CPU_SEL0 P27
3,4 CPU_SEL1 CPU_SEL1 N27
3,4 CPU_SEL2 CPU_SEL2 N24

TP56 1 CFG4 C23
TP64 1 CFG5 E23
TP59 1 CFG6 N23
TP66 1 CFG7 G23
TP65 1 CFG8 J20
TP58 1 CFG9 C20
TP61 1 CFG10 R24
TP70 1 CFG11 L23
TP69 1 CFG12 J23
TP60 1 CFG13 E23
TP65 1 CFG14 E20
TP62 1 CFG15 K23
TP68 1 CFG16 M20
TP63 1 CFG17 M24
TP72 1 CFG18 L32
TP74 1 CFG19 N33
TP73 1 CFG20 L35

16 PM_BMBUSY# PM_BMBUSY# G41C
4,15,30 H_DPRSTP# H_DPRSTP# L39C
PM_EXTTS#0 L36C
PM_EXTTS#1 J36C
VGATE_PWRGD#AW49C
PLT_RST1# NB_AV49C
H_THERMTRIP# N20C
16,30 PM_DPRSLPVR PM_DPRSLPVR G36C

NC#B51
NC#BK51
NC#BK50
NC#BL50
NC#BL49
NC#BL3
NC#BL2
NC#BK1
NC#BK1
NC#E1
NC#A5
NC#C51
NC#B50
NC#A50
NC#A49
NC#BK2

16,30 PM_DPRSLPVR PM_DPRSLPVR G36C
H_THERMTRIP# N20C
PLT_RST1# NB_AV49C
VGATE_PWRGD#AW49C
PM_EXTTS#1 J36C
PM_EXTTS#0 L36C
H_DPRSTP# L39C
PM_BMBUSY# PM_BMBUSY# G41C

CRESTLINE-GP-U

3D3V_S0

R160

CLK_3GPLLREQ#

10KR2J-3-GP

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

RSVD

DDR MUXING

U46I

A13	VSS	VSS	AW24
A15	VSS	VSS	AW29
A17	VSS	VSS	AW32
A24	VSS	VSS	AW5
AA21	VSS	VSS	AW7
AA24	VSS	VSS	AY10
AA29	VSS	VSS	AY24
AB20	VSS	VSS	AY37
AB23	VSS	VSS	AY42
AB26	VSS	VSS	AY43
AB28	VSS	VSS	AY45
AB31	VSS	VSS	AY47
AC10	VSS	VSS	AY50
AC13	VSS	VSS	B10
AC3	VSS	VSS	B20
AC39	VSS	VSS	B24
AC43	VSS	VSS	B29
AC47	VSS	VSS	B30
AD1	VSS	VSS	B35
AD21	VSS	VSS	B38
AD26	VSS	VSS	B43
AD29	VSS	VSS	B46
AD3	VSS	VSS	B5
AD41	VSS	VSS	B8
AD45	VSS	VSS	BA1
AD49	VSS	VSS	BA17
AD5	VSS	VSS	BA18
AD50	VSS	VSS	BA2
AD8	VSS	VSS	BA24
AE10	VSS	VSS	BB12
AE14	VSS	VSS	BB25
AE6	VSS	VSS	BB40
AF20	VSS	VSS	BB44
AF23	VSS	VSS	BB49
AF24	VSS	VSS	BB8
AF31	VSS	VSS	BC16
AG2	VSS	VSS	BC24
AG38	VSS	VSS	BC25
AG43	VSS	VSS	BC36
AG47	VSS	VSS	BC40
AG50	VSS	VSS	BC51
AH3	VSS	VSS	BD13
AH40	VSS	VSS	BD2
AH41	VSS	VSS	BD28
AH7	VSS	VSS	BD45
AH9	VSS	VSS	BD48
AJ11	VSS	VSS	BD5
AJ13	VSS	VSS	BD1
AJ21	VSS	VSS	BE19
AJ24	VSS	VSS	BE23
AJ29	VSS	VSS	BE30
AJ32	VSS	VSS	BE42
AJ43	VSS	VSS	BE51
AJ45	VSS	VSS	BE8
AJ49	VSS	VSS	BE12
AK20	VSS	VSS	BE16
AK21	VSS	VSS	BE36
AK26	VSS	VSS	BG19
AK28	VSS	VSS	BG2
AK31	VSS	VSS	BG24
AK51	VSS	VSS	BG29
AL1	VSS	VSS	BG39
AM11	VSS	VSS	BG48
AM13	VSS	VSS	BG5
AM3	VSS	VSS	BG51
AM4	VSS	VSS	BH17
AM41	VSS	VSS	BH30
AM45	VSS	VSS	BH44
AN1	VSS	VSS	BH46
AN38	VSS	VSS	BH8
AN39	VSS	VSS	BJ11
AN43	VSS	VSS	BJ13
AN5	VSS	VSS	BJ38
AN7	VSS	VSS	BJ4
AP4	VSS	VSS	BJ42
AP48	VSS	VSS	BJ46
AP50	VSS	VSS	BK15
AR11	VSS	VSS	BK17
AR2	VSS	VSS	BK25
AR39	VSS	VSS	BK29
AR44	VSS	VSS	BK36
AR47	VSS	VSS	BK40
AR7	VSS	VSS	BK44
AT10	VSS	VSS	BK6
AT14	VSS	VSS	BK8
AT41	VSS	VSS	BL11
AT49	VSS	VSS	BL13
AU1	VSS	VSS	BL19
AU23	VSS	VSS	BL22
AU29	VSS	VSS	BL37
AU3	VSS	VSS	BL47
AU36	VSS	VSS	C12
AU49	VSS	VSS	C16
AU51	VSS	VSS	C19
AV39	VSS	VSS	C28
AV48	VSS	VSS	C29
AW1	VSS	VSS	C33
AW12	VSS	VSS	C36
AW16	VSS	VSS	C41

CRESTLINE-GP-U

M A DQ0	AR43	SA_DQ0
M A DQ1	AW44	SA_DQ1
M A DQ2	BA45	SA_DQ2
M A DQ3	AY46	SA_DQ3
M A DQ4	AR41	SA_DQ4
M A DQ5	AR45	SA_DQ5
M A DQ6	AT42	SA_DQ6
M A DQ7	AW47	SA_DQ7
M A DQ8	BB45	SA_DQ8
M A DQ9	BE48	SA_DQ9
M A DQ10	BG47	SA_DQ10
M A DQ11	BJ45	SA_DQ11
M A DQ12	BB47	SA_DQ12
M A DQ13	BC50	SA_DQ13
M A DQ14	BH49	SA_DQ14
M A DQ15	BE45	SA_DQ15
M A DQ16	AW43	SA_DQ16
M A DQ17	BE44	SA_DQ17
M A DQ18	BG42	SA_DQ18
M A DQ19	BE40	SA_DQ19
M A DQ20	BE44	SA_DQ20
M A DQ21	BH45	SA_DQ21
M A DQ22	BG40	SA_DQ22
M A DQ23	BE40	SA_DQ23
M A DQ24	AR40	SA_DQ24
M A DQ25	AW40	SA_DQ25
M A DQ26	AT39	SA_DQ26
M A DQ27	AW36	SA_DQ27
M A DQ28	AW41	SA_DQ28
M A DQ29	AY41	SA_DQ29
M A DQ30	AV38	SA_DQ30
M A DQ31	AT38	SA_DQ31
M A DQ32	AV13	SA_DQ32
M A DQ33	AT13	SA_DQ33
M A DQ34	AW11	SA_DQ34
M A DQ35	AV11	SA_DQ35
M A DQ36	AU15	SA_DQ36
M A DQ37	AT11	SA_DQ37
M A DQ38	BA13	SA_DQ38
M A DQ39	BA11	SA_DQ39
M A DQ40	BE10	SA_DQ40
M A DQ41	BD10	SA_DQ41
M A DQ42	BD8	SA_DQ42
M A DQ43	AY9	SA_DQ43
M A DQ44	BG10	SA_DQ44
M A DQ45	AW9	SA_DQ45
M A DQ46	BD7	SA_DQ46
M A DQ47	BB9	SA_DQ47
M A DQ48	BB5	SA_DQ48
M A DQ49	AY7	SA_DQ49
M A DQ50	AT5	SA_DQ50
M A DQ51	AT7	SA_DQ51
M A DQ52	AY6	SA_DQ52
M A DQ53	BE7	SA_DQ53
M A DQ54	AR5	SA_DQ54
M A DQ55	AR8	SA_DQ55
M A DQ56	AR9	SA_DQ56
M A DQ57	AN3	SA_DQ57
M A DQ58	AN8	SA_DQ58
M A DQ59	AN10	SA_DQ59
M A DQ60	AT9	SA_DQ60
M A DQ61	AN9	SA_DQ61
M A DQ62	AM9	SA_DQ62
M A DQ63	AN11	SA_DQ63

CRESTLINE-GP-U

DDR SYSTEM MEMORY A

SA_RAS#
SA_RCVEN#
SA_WE#

M A DM[7..0] <<< M_A_DM[7..0] 11
M A DQS[7..0] <<< M_A_DQS[7..0] 11
M A DQS#[7..0] <<< M_A_DQS#[7..0] 11
M A A[14..0] <<< M_A_A[14..0] 11,12

BB19 M A BS#0 <<< M_A_BS#0 11,12
BK19 M A BS#1 <<< M_A_BS#1 11,12
BF29 M A BS#2 <<< M_A_BS#2 11,12

BL17 M A CAS# <<< M_A_CAS# 11,12

AT45 M A DM0
BD44 M A DM1
BD42 M A DM2
AW38 M A DM3
AW13 M A DM4
BG8 M A DM5
AY5 M A DM6
AN6 M A DM7

AT46 M A DQS0
BE48 M A DQS1
BB43 M A DQS2
BC37 M A DQS3
BB16 M A DQS4
BHE M A DQS5
BB2 M A DQS6
AP3 M A DQS7
AT47 M A DQS#0
BD47 M A DQS#1
BC41 M A DQS#2
BA37 M A DQS#3
BA16 M A DQS#4
BH7 M A DQS#5
BC1 M A DQS#6
AP2 M A DQS#7

B119 M A A0
BD20 M A A1
BK27 M A A2
BH28 M A A3
BL24 M A A4
BK28 M A A5
BJ27 M A A6
BJ25 M A A7
BL28 M A A8
BA28 M A A9
BC19 M A A10
BE28 M A A11
BG30 M A A12
BJ16 M A A13
BJ29 M A A14

BE18 M A RAS# <<< M_A_RAS# 11,12
AY20 SA_RCVEN#1 <<< TP71
BA19 M A WE# <<< M_A_WE# 11,12

Place Test PAD Near to Chip
as could as possible



U46E 5 OF 10

M B DQ0	AP49	SB_DQ0
M B DQ1	AR51	SB_DQ1
M B DQ2	AW50	SB_DQ2
M B DQ3	AW51	SB_DQ3
M B DQ4	AN51	SB_DQ4
M B DQ5	AN50	SB_DQ5
M B DQ6	AV50	SB_DQ6
M B DQ7	AV49	SB_DQ7
M B DQ8	BA50	SB_DQ8
M B DQ9	BB50	SB_DQ9
M B DQ10	BA49	SB_DQ10
M B DQ11	BE50	SB_DQ11
M B DQ12	BA51	SB_DQ12
M B DQ13	AY49	SB_DQ13
M B DQ14	BE50	SB_DQ14
M B DQ15	BE49	SB_DQ15
M B DQ16	BJ50	SB_DQ16
M B DQ17	BJ44	SB_DQ17
M B DQ18	BJ43	SB_DQ18
M B DQ19	BL43	SB_DQ19
M B DQ20	BK47	SB_DQ20
M B DQ21	BK49	SB_DQ21
M B DQ22	BK42	SB_DQ22
M B DQ23	BK42	SB_DQ23
M B DQ24	BJ41	SB_DQ24
M B DQ25	BL41	SB_DQ25
M B DQ26	BJ37	SB_DQ26
M B DQ27	BJ36	SB_DQ27
M B DQ28	BK41	SB_DQ28
M B DQ29	BJ40	SB_DQ29
M B DQ30	BL35	SB_DQ30
M B DQ31	BK37	SB_DQ31
M B DQ32	BK13	SB_DQ32
M B DQ33	BE11	SB_DQ33
M B DQ34	BK11	SB_DQ34
M B DQ35	BC11	SB_DQ35
M B DQ36	BC13	SB_DQ36
M B DQ37	BE12	SB_DQ37
M B DQ38	BC12	SB_DQ38
M B DQ39	BG12	SB_DQ39
M B DQ40	BJ10	SB_DQ40
M B DQ41	BL9	SB_DQ41
M B DQ42	BK5	SB_DQ42
M B DQ43	BL5	SB_DQ43
M B DQ44	BK9	SB_DQ44
M B DQ45	BK10	SB_DQ45
M B DQ46	BJ8	SB_DQ46
M B DQ47	BJ6	SB_DQ47
M B DQ48	BF4	SB_DQ48
M B DQ49	BH5	SB_DQ49
M B DQ50	BG1	SB_DQ50
M B DQ51	BC2	SB_DQ51
M B DQ52	BK3	SB_DQ52
M B DQ53	BE4	SB_DQ53
M B DQ54	BD3	SB_DQ54
M B DQ55	BJ2	SB_DQ55
M B DQ56	BA3	SB_DQ56
M B DQ57	BB3	SB_DQ57
M B DQ58	AT3	SB_DQ58
M B DQ59	AY2	SB_DQ59
M B DQ61	AY3	SB_DQ61
M B DQ62	AU2	SB_DQ62
M B DQ63	AT2	SB_DQ63

CRESTLINE-GP-U

DDR SYSTEM MEMORY B

SB_RAS#
SB_RCVEN#
SB_WE#

M B DM[7..0] <<< M_B_DM[7..0] 11
M B DQS[7..0] <<< M_B_DQS[7..0] 11
M B DQS#[7..0] <<< M_B_DQS#[7..0] 11
M B A[14..0] <<< M_B_A[14..0] 11,12

AY17 M B BS#0 <<< M_B_BS#0 11,12
BG18 M B BS#1 <<< M_B_BS#1 11,12
BG36 M B BS#2 <<< M_B_BS#2 11,12

BE17 M B CAS# <<< M_B_CAS# 11,12

AR50 M B DM0
BD49 M B DM1
BK45 M B DM2
BL39 M B DM3
BH12 M B DM4
BJ7 M B DM5
BF3 M B DM6
AW2 M B DM7

AT50 M B DQS0
BD50 M B DQS1
BK46 M B DQS2
BK39 M B DQS3
BJ12 M B DQS4
BL7 M B DQS5
BE2 M B DQS6
AV2 M B DQS7
AU50 M B DQS#0
BC50 M B DQS#1
BL45 M B DQS#2
BK38 M B DQS#3
BK12 M B DQS#4
BK7 M B DQS#5
BE2 M B DQS#6
AV3 M B DQS#7

BC18 M B A0
BG28 M B A1
BG25 M B A2
AW17 M B A3
BF25 M B A4
BE25 M B A5
BA29 M B A6
BC28 M B A7
AY28 M B A8
BD37 M B A9
BG17 M B A10
BE37 M B A11
BA39 M B A12
BG13 M B A13
BE24 M B A14

AV16 M B RAS# <<< M_B_RAS# 11,12
AY18 SB_RCVEN#1 <<< TP55
BC17 M B WE# <<< M_B_WE# 11,12

Place Test PAD Near to Chip
ascould as possible



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GMCH (3 of 5) MEMORY

Size

Document Number

C45/C46

Rev

SA

Date: Wednesday, April 25, 2007


Sheet 8

of

45


VCC_NCTF + VCC=1573mA

VCC_AXG_NCTF + VCC_AXG=7700mA






Decoupling Capacitor




Put decap near power(0.9V) and pull-up resistor



Place these Caps near DM1





Place these Caps near DM2





CRT CONNECTOR

Layout Note:
Place these resistors close to the CRT-out connector



SB
Change L10, L11, L12 the same as X40



Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



S-VIDEO CONNECTOR



LCD CONNECTOR





TOP VIEW





20 21
1 40

CAMERA POWER


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LCD/DVI CONN	
Size	Document Number	C45/C46		Rev
A3				SA
Date:	Thursday, April 26, 2007	Sheet	14	of 45


[illegible]



D55 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance




integrated VccSus1_05,VccSus1_5,VccCL1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable



Layout Note:
R133 needs to be placed within 2" of
ICH7, R334 must be placed within 2"
of R169 w/o stub.

IDE_PDD[0..15] 20



No Reboot Strap
SPKR
LOW = Default
High=No Reboot

Place within 500 mils of ICH

USB	
Pair	Device
0	USB1(ON BOARD)
1	USB2(EXT. USB)
2	USB3(EXT. USB)
3	USB4(EXT. USB)
4	MINICARD
5	USB Cardreader
6	MINICARD
7	NEW CARD
8	BLUETOOTH
9	WEBCAM

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCI
1	1	LPC(Default)

A16 swap override strap




PCI_GNT#3	low = A16 swap override enable
	high = default

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
ICH8 (2 of 3) DMI/PCIE/USB		
Size	Document Number	Rev
Custorn	C45/C46	SA
Date:	Wednesday, April 25, 2007	Sheet 16 of 45




Setting T8 as
100 Degree

$$V_DEGREE = (((\text{degree} - 72) * 0.02) + 0.34) * VCC$$




DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Due to sourcer request, change 73.01G08.L04 to main source,
73.07S08.AAG to 2nd source



-1


SB



FAN1_VCC

CPU SENSOR

SB



SYSTEM SENSOR



VGA SENSOR

16,19,22,28,31,32,33,34 PM_SLP_S3#
16 PM_SUS_CLK

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#

0R2J-2-GP

16

THRM#

G792 ALERT#



0R2J-2-GP

16


THRM#

G792 ALERT#


SATA HDD Connector




LED Location and Sequence (The edge of PCB,Top view)




CD-ROM CONNECTOR




PCIRST# 3V to 5V level shift for HDD & CDROM




Bluetooth




LAUNCH BOTTON




WIRELESS BOTTON




USB PORT



USB BOARD CONN




Mini Card Connector




WWAN Connector


Check power trace



NEWCARD Connector



Place them Near to Chip










緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Mini Card/New Card			Rev
Size	Document Number	C45/C46	SA
Custom			
Date:	Thursday, April 26, 2007	Sheet	22 of 45



MS / MS PRO
SD / MMC




緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB Card Reader Controller		
Size	Document Number	Rev
Custom	C45/C46	SA
Date:	Friday, April 27, 2007	Sheet 24 of 45


Internal KeyBoard Connector




KEYBOARD MARTIX the same as Y40/Y41/Y45/Y46

Keyboard matrix (from vendor)

	US	Eur	Jap	Ohter
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0




TouchPad Connector



Touch Pad the same as Y40/Y41/Y45/Y46



GOLDEN FINGER FOR DEBUG BOARD




TOP VIEW


A15 (B1)
 A14 (B2)
 ...
 A2 (B14)
 A1 (B15)

(BOTTOM VIEW)


15" TOUCHPAD BUTTON SWITCH




COVER SWITCH





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




MDC CONN




check pin define




AUDIO AMPLIFIER




Headphone OUT




LINE IN/MIC IN



Internal Speaker





Internal MIC







SB



CPU_CORE Intersil ISL6262A		
H_VID0	VID Setting VID0(I / 1.05V) VID1(I / 1.05V) VID2(I / 1.05V) VID3(I / 1.05V) VID4(I / 1.05V) VID5(I / 1.05V) VID6(I / 1.05V)	Output Signal PGOOD(0D / 3.3V) CLK_EN#(0)
H_VID1		
H_VID2		Output Power VCC_CORE_PWR(0)
H_VID3		
H_VID4		
H_VID5		
H_VID6		
PSI#	Input Signal PSI# (I / 3.3V) PGD_IN (I / 3.3V) DPRSLPVR (I / 3.3V) DPRSTP# (I / 3.3V)	
CPUCORE_ON		
PM_DPRSLPVR		
H_DPRSTP#		
VCC_SENSE	Voltage Sense VSEN(I / Vcore) RTN(I / Vcore)	
VSS_SENSE		
DCBATOUT_6262	Input Power VCC(I) VCC(I) VCC(I)	
5V_S0		
3D3V_S0		



CHGON#/OFF	Input Signal	Output Signal	BT+SENSE
	ICTL	BATT	
BATA_IN	PKPRES	ACOK	AC_IN
	Input Power	Output Power	
AD+	ACIN	VOUT (0)	BT+
		VOUT (0)	DCBATOU






AD_OFF	Input Signal (I)	Output Signal (O)	AD_IN
AD_JK	Input Power VCC(I)	Output Power VCC(O)	AD+
5V_AUX_S5	VCC(I)		

PM_SLP_S4#	Input Signal	Output Power	
	EN/PSV		
ATOUT_SC411_1	Input Power		
5V_S5	VCCA	VOUT (0)	1D8V_S3(18.3A)

PM_SLP_S3#	EN/PSV	Output Power
5V_S5	VCCA	
1D05V_S3(17.8A)	VOUT (0)	


PM_SLP_S3#	Input Signal EN	Output Signal POK	CPUCORE_ON(1.7A)
1D8V_S3	Input Power VIN	Output Power VOUT (0)	1D5V_S0



	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on


$$V_{out} = 1V * (R1 + R2) / R2$$

- For TPS51120, Vout=5V
1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
 2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
 3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.
- Vout=3.3V
1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
 2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
 3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.




id=16A
rdson=5.6m ohm/4.5vgs
 $V_{out}=0.5 * (1+(R1/R2))$

Thermal Design=11A
Imax=18.3A
OCP>18.3A




id=16A
rdson=5.6m ohm/4.5vgs
 $V_{out}=0.5 * (1+(R1/R2))$

Thermal Design=10A
Imax=17.8A
OCP>18A




SB
Change R414 to 10K




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

0D9V Iomax=1.2A



Place near the Test point DDRVREF


1D25V_S0 Iomax=1.7A



KEMET NTD:5.615
100uF, 4V, B2 Size
Iripple=1.1A, ESR=70mohm

SB
1D5V_S0 : Dummy C648, R392 change to 22K
1D25V_S0 : Dummy C142, R111 change to 22K



1D5V Imax=2.66A



KEMET NTD:5.615
100uF, 4V, B2 Size
Iripple=1.1A, ESR=70mohm



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

VGA Power



R405
FOR M71 ----> 1.2V 14K (64.14025.6DL)
FOR M72 ----> 1.1V 12.1K (64.12125.6DL)




2D5V Iomax=300mA




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

BATTERY CONNECTOR


Adaptor in to generate DCBATOUT




UNUSE Parts







ESD Parts







Keyboard EMI Caps




EMI Caps



Holes





PEG_RXN[0..15] 7

PEG_RXP[0..15] 7






PEG_TXN[0..15] 7



PEG_TXP[0..15] 7

For PCIE_CALRP
1.27K to PCIE_VSS for M72M,M76M
562R to PCIE_VSS for M66M,M71M


For PCIE_CALI
10K to PCIE_VSS for M72M,M76M
1.47K to PCIE_VSS for M66M,M71M

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





-1




緯創資通 Wistron Corporation



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title VGA-M71/M72-M(3/5)LVDS


Size A3 Document Number C45/C46 Rev SA

Date: Thursday, April 26, 2007 Sheet 40 of 45






DDR2 BGA MEMORY (16M x 16)




Hynix	256Mb (LAB)	72.55616.C0U
	512Mb	72.51216.D0U
Second Source	256Mb	72.18256.B0U
	512Mb	72.18512.A0U

DDR2 BGA MEMORY (16M x 16)



Second Source: Qimonda 72.18256.B0U



History

- 2006/11/17
1. Schematic drawing start..
2006/12/12
1. Change to project name to C45/C46
2007/01/08
1. LAB gerber out

BOM Change (LAB)

- 2006/12/29
1. VGA Change to M72, VRAM 128MB, but verify M71 (71.0M71M.M02) and M72(71.0M72M.M01) in LAB
2. 965GM (71.GM965.00U)
3. 965PM (71.PM965.00U)
4. RTS5158 (71.08111.A03)
5. ME stand off 34.4G901.001 (H23, H25, H9, H11) for MINI Card
6. ME stand off 34.4B601.001 (H26, H27) for MODEM
7. ME stand off 87.00055.120 (H4) for LVDS
8. ICH8-M (71.ICH8M.A0U)

LAB Chipset Part Number

C45:

NB: 71.CREST.M03
SB: 71.0ICH8.M08

C46:

NB: 71.CREST.A0U
SB: 71.0ICH8.M08