

Intel Calpella BLOCK DIAGRAM

Intel Calpella Arrandale UMA

01









Table of Contents

PAGE	DESCRIPTION
01	Schematic Block Diagram
02	Front Page
03	Clock Generator
04-07	Arrandale
08-13	Ibex Peak-M
14-15	DDRIII SO-DIMM(204P)
16	LCD/CCD CONN
17	CRT CONN
18	Card Reader (RTS5159)
19	LAN RTL8111E-GR/RJ45
20	HDD/ODD/HOLE
21	USB/BLUE TOOTH
22	MINI-Card (WLAN/3G)/ XDP
23	KB/TOUCH PAD/LED
24	CODEC (ALC269)
25	EC_ ITE8502
26	FAN/SW/NEWCARD
27	+5V/+3V (RT8206B)
28	+1.05V/ +1.8V (RT8204C)
29	CPU Core (ADP3212)
30	+1.05V_VTT (VT358)
31	UMA GPU CORE (RT8152C)
32	DDR3 (RT8207)
33	DISCHARGE/3VS5/5VS5/LAN
34	CHARGER (ISL88731)
35	Clock Distribution
36	Power Tree
37	SMBUS Address

Power Sequence




T1: RVCCON TO RSMRST# = 30ms (spec:mini 10ms)
T2: RSMRST# TO-DNBSWON = 110ms (spec:mini 100ms)
T3: MAINON2 TO VRON = 110ms (spec:mini 99ms)
T4: VRON TO MPWROK = 10ms (HWPB NEED TO BE HIGH at that time)
Note: IMVP_CLK_EN# (inverted) assertion to SYS_PWROK/PCH_PWROK assertion.
SPEC:3ms~20ms
T5: MAINON to MAINON2 =500us




PIN 30	CPU_0	CPU_1
0(default)	133MHz	133MHz
1(0.7V-1.5V)	100MHz	100MHz

CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet(V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet(V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.


+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
Realtek date sheet(V1.2) P11: Min 1.05V, Max 3.3V.
IDT date sheet(V0.7) P10: Min 0.9975V, Max 3.465V.





CPU Core Power


+VCC_CORE=4.8 max






1.1V RAIL POWER

CPU CORE SUPPLY


SENSE LINES



VTT0_43, VTT0_44: (Intel feedback)
They are connected to hidden page for intel validation purpose.



ARRANDALE PROCESSOR (GRAPHICS POWER)



GRAPHICS

POWER

DDR3 - 1.5V RAILS

DDR3 - 1.5V RAILS

DDR3 - 1.5V RAILS

DDR3 - 1.5V RAILS

DDR3 - 1.5V RAILS


DDR3 - 1.5V RAILS

DDR3 - 1.5V RAILS

DDR3 - 1.5V RAILS




DDR3 - 1.5V RAILS

DDR3 - 1.5V RAILS




For S3 power reduction
Check to ensure that 4 stitching caps per SODIMM connector between SODIMM 1.5V and GND are placed as close as possible to the connectors - caps should be evenly distributed between the connectors

AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)






		Quanta Computer Inc. PROJECT : FH2	
Size	Document Number	Rev	
	ARRANDALE 4/4	1A	
Date:	Monday, December 21, 2009	Sheet	7 of 38



IBEX PEAK-M (DMI, FDI, GPIO)




IBEX PEAK-M (LVDS, DDI)



RTC BATTERY




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.




No Reboot strap.

PCBECP Low = Default.
High = No Reboot.



JTAG Test Pads are needed to put on the same side of mother board.

NC all Res. when PCH is production stage.
Res. of TDO PCH ES1 stage : NC
PCH ES2 stage : pop



Note : Only pop when PCH is production stage & need "JTAG boundary Scan". Remember to depop XDP side Res.

IBEX PEAK-M (HDA,JTAG,SATA)

09


INTVRMEN (Internal Voltage Regulator Enable) :
This signal enables the internal 1.05 V regulators.
This signal must be always pulled-up to VccRTC.

Flash Descriptor Security Override

GPIO33 Low = Enabled
High = Disabled

(Internal 20K/F pull high to +3.3V_RUN)


Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.




CODEC 24 ACZ_SDIN0




MEFW_OVERRIDE 25 MEFW_OVERRIDE




SPI_CLK, SPI_CS0#, SPI_CS1#, SPI_SI, SPI_SO, SPI_MISO



For PCH 32Mbit (4M Byte)



RESET JUMP (Near ROOM DOOR)




Quanta Computer Inc.

PROJECT : FH2

Size Document Number
IBEX PEAK-M 2/6
Date: Monday, December 21, 2009 Sheet 9 of 38

Rev 1A

Place TX DC blocking caps close PCH.







Reserve capacitor pads for improving WWAN.


CLK_LPC_DEBUG C33 | 50
|*27P/50V_4

CLK_PCI_8502 C31 | 50
|*27P/50V_4

Ground symbol



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




GPIO45	R87	10KJ 4
TP_PCH_GPIO28	R68	10KJ 4
SW#	R94	10KJ 4
PCH_GPIO15	R110	1KJ 4
BIOS_WP#	R104	10KJ 4
GPIO12	R93	10KJ 4
DDR3_CORL_PCH	R100	10KJ 4

GPIO7	R51	10KJ 4
GPIO17	R40	10KJ 4
GPIO22	R89	10KJ 4
GPIO34	R92	10KJ 4
GPIO38	R66	10KJ 4
GPIO39	R318	10KJ 4
SIO_EXT_SMI#	R47	10KJ 4
SIO_EXT_SCI#	R42	10KJ 4
SIO_RCIN#	R320	10KJ 4
SIO_A20GATE	R321	10KJ 4
SATA2GP	R73	10KJ 4
TEMP_ALERT#	R302	10KJ 4
SATA3GP	R70	10KJ 4
SATA4GP	R301	10KJ 4


DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

10 NV_ALE	R79	1KJ 4
10 NV_CLE	R78	1KJ 4


Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable



A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Integrated Clock Chip Enable (Reserve to validate for future platforms)	
RSV_WOL_EN (GPIO8)	Enable when sampled low Disable when sampled high



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------

BMBUSY#:
If not used, require a weak pull-up (8.2-KΩ to 10 kΩ) to Vcc3. 3.
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.



BMBUSY#:(intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.



Quanta Computer Inc.
PROJECT : FH2

Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Monday, December 21, 2009	Sheet 11 of 38


IBEX PEAK-M (GND)





Quanta Computer Inc.

PROJECT : FH2

Size	Document Number	Rev
	IBEX PEAK-M 6/6	1A
Date:	Monday, December 21, 2009	Sheet 13 of 38





Place these Caps near So-Dimm1.




Quanta Computer Inc.


PROJECT : FH2




Backlight Control(LDS)





BACKLIGHT POWER




LED Panel POWER SWITCH(LVDS)16







LVDS/CCD






TXC HDMI+	R427	*100J_4	TXC HDMI-
TX0 HDMI+	R429	*100J_4	TX0 HDMI-
TX1 HDMI+	R430	*100J_4	TX1 HDMI-
TX2 HDMI+	R431	*100J_4	TX2 HDMI-



reserve for EMI

Signals		PDT	CHR	PIM
PC1	Ra	NC	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	1.2K	4.7K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	4.7K	NC
PC0	Rg	4.7K	4.7K	4.7K






Vendor:PDT P/N:AL088101000
Vendor:CHR P/N:AL067318001
Vendor:PIM P/N:ALP411LS004



EQUALIZATION SETTING
PC1:PC0=0:0 8dB
PC1:PC0=0:1 4dB Recommended
PC1:PC0=1:0 12dB
PC1:PC0=1:1 0dB

CFG = LOW: LOW-level input voltage: <0.40 V, LOW-level output voltage: 0.60 V
CFG = HIGH: LOW-level input voltage: <0.44 V, LOW-level output voltage: 0.66 V
HDMI_CFG1 = LOW: Passive DDC buffer
HDMI_CFG1 = HIGH: Active DDC buffer


HDMI




Card Reader




LAN




X'tal 25MHz




LAN EEPROM





10/100 Transformer




LAN Power



RJ45




2.5" SATA HDD




SATA ODD

20


ODD CONN




Hole



Decoupling Cap



EMI(Decoupling Cap)





Quanta Computer Inc.

PROJECT : FH2



Size	Document Number	Rev
	HDD/ ODD/HOLE	1A
Date:	Monday, December 21, 2009	Sheet 20 of 38

ESD







22





Keyboard(KBC)




For EMI Reserve Caps for debug




Touch Pad




LED




MIC




HP




SPKR



BEEP





VOLMUTE






























Codec ALC269

24


U23	Ra	Rb	Rc	Rd	Re	Ca	Cb	Cc	Cd	Da	La	Ua
ALC269Q-VA	○	○	○	○	○	○	○	○	○	○	○	○
ALC269Q-VB	○	○	○	○	○	○	○	○	○	○	○	○




EC(KBC)



BIOS Write Protect






Near ROOM DOOR




Quanta Computer Inc.
PROJECT : FH2

NEW CARD




SW BOARD CON

26



CPU FAN CTRL




Quanta Computer Inc.
PROJECT : FH2



Size	Document Number	Rev
	FAN/SW/NEWCARD	1A
Date:	Monday, December 21, 2009	Sheet 26 of 38

+5VPCU +/- 5%
 Countinue current:4.9A
 Peak current :8A
 OCP minimum :10A


+3VPCU +/- 5%
 Countinue current:5.1A
 Peak current:6A
 OCP minimum 7.5A



EMI




Quanta Computer Inc.
PROJECT : FH1



Quanta Computer Inc.


PROJECT : FH1


Size	Document Number	Rev 1A
Date: Monday, December 21, 2009	Sheet 28 of 39	





PROJECT : FH1A

Date:	Monday, December 21, 2009	Sheet	30	of	45
-------	---------------------------	-------	----	----	----









Quanta Computer Inc.

PROJECT : FH1

Size	Document Number	Rev
	CHARGER (ISL88731)	1A
Date:	Monday, December 21, 2009	Sheet 34 of 39