

Inventec Corporation

R&D Division

Board name : Mother Board Schematic

Project : J11Eagle (Santa Rosa)

Version : 0.4

Initial Date : January 05, 2007

1. Schematic Page Description :

J11Eagle (Santa Rosa) Schematic Ver : 0.4

1. Title

2. Schematic Page DESCR

3. Block Diagram

4. ANNOTATIONS

5. Schematic Modify

6. DDRII Layout Guideline

7. Merom Processor(1/2)

8. Merom Processor(2/2)

9. CPU Thermal

10. Clock Generator

11. Crestline Host(1/6)

12. Crestline DMI/Graph2(6)

13. Crestline DDR2(3/6)

14. Crestline Power(4/6)

15. Crestline Power(5/6)*

16. Crestline Ground(6/6)

17. DDR2 SDRAM SO-DIMM0

18. DDR2 SDRAM SO-DIMM1

20. ICH8M PCI/PCIE/DMI(2/4)

21. ICH8M GPIO(3/4)

22. ICH8M Power/GND(4/4)

23. BIOS/SMBUS_SW/80 PORT

24. LCD&CRT

25. TV OUT & CRT SW
26. OZ711MP1I(1/3)

27. OZ711MP1I(2/3)

28. OZ711MP1I(3/3)

29. LAN--88E8055

30. MINI_PCIE/USB/Bluetooth

31. Audio Codec(1/2)

32. AUDIO JACK(2/2)

33. G-S/TPM1.2/SATA/MDC/BAY

34. BENN

35. SUPER IO (1/2)

36. SUPER IO (2/2)

37. DVI Transmitter Sil1368

38. DOCK/KB/ST-LCD CN

39. RESET

40. CPU Core Power(MAX8770)

41. LDO/SWITCH

42. Battery

43. Charger

44. 5VPMU/5VSTD/3VPMU/3VSTD

45. 1.8V_DIMM

46.GPU_CORE

47. BATTERY CN

48. 1.05V/ETC0

49. EC control

50. BAY TR /GP/Stick BOARD
51. USB BOARD

52. GLIDE SW BOARD W/FP

53. STICK SW BOARD

54. EMI/ESD

55. GLIDE SW BOARD W/O FP

2. PCI & IRQ & DMA Description :


IDSEL	CHIP
AD19	OZ711MP1

PCIINT	CHIP
PCI_INT#0	OZ711MP1
PCI_INT#1	N/A
PCI_INT#2	N/A
PCI_INT#3	N/A

BUSMASTER	
REQ	CHIP
REQ0 / GNT0	N/A
REQ1 / GNT1	OZ711MP1
REQ2 / GNT2	N/A
REQ3 / GNT3	N/A

19. ICH8M CPU/IDE/SATA(1/4)

3. Block Diagram :



4. Nat name Description :

Voltage Rails

PWR DCIN	Primary DC system power supply
+5VIA	5.0V always on power rail by LATCH or ACIN
PWR 3VSTD	3.3V always on power rail by LATCH or ACIN
PWR PMU	3.3V always on power rail by ECPWON
PWR 5VSUS	5.0V power rail by SLP_S5#_3R
PWR 3VSUS	3.3V power rail by SLP_S5#_3R
PWR 5VMAIN	5.0V switched power rail by SLP_S3#_3R
PWR_3VMAIN	3.3V switched power rail by SLP_S3#_3R

PWR_CPUCORE	Core Voltage for CPU
PWR 1.05VMAIN	1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R
PWR_1.5VMAIN	1.5V power rail for CPU PLL/DMI/PCIE;DDRII DLLs for GMCH/CoRe;PCIE for ICH7m by SLP_S3#_3R
PWR 1.8VSUS	1.8V power rail for DDRII by SLP_S5#_3R
PWR_DIMM_VTT	0.9V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

Net Name Suffix

#	= Active Low signal
---	---------------------

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Single End Impedance	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SRC Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
Host Bus	55 ohm +/- 15%		
DDR2 CLK	42 ohm +/- 15%	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	55 ohm +/- 15%		85 ohm +/- 20%
DDR2 Bus	55 ohm +/- 15%		
DMI Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
PCIE Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SATA		95 ohm +/- 15%	100 ohm +/- 15%
SDVO	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
LVDS		100 ohm +/- 15%	100 ohm +/- 15%
USB		90 ohm +/- 15%	90 ohm +/- 15%
IEEE1394		110 ohm +/- 15%	110 ohm +/- 15%
Lan	50 ohm +/- 15%		

Power Rail	Destination	Voltage	S0 Current
PWR_CPUCORE	MeromHFM: LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	36A
PWR_1.05VMAIN	Merom: AGTL+ termination 965GM: Core 965GM: AGTL+ termination ICH8m:	0.997V-1.05V-1.102V 1.0V-1.05V-1.1V 0.9475V-1.05V-1.1025V	2.5A 4.6A 1.4A
PWR_1.5VMAIN	Merom PLL 965GM: PCIE 965GM: LVDS 965GM: TVDAC 965GM: Various PLLS analog supply 965GM: DDR DLLS,DDRII,FSB HSIO ICH8m: ICH8m: ICH8m: Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	120mA 1.5A 60mA 24mA 320mA 1.885A
PWR_1.8VSUS	965GM: DDRII System Memory SO-DIMM: 965GM: LVDS analog 965GM: LVDS I/O 965GM: PCIE analog CLOCK GEN.	1.7V-1.8V-1.9V 1.7V-1.8V-1.9V 1.7V-1.8V-1.9V	3.1A 10mA 60mA 2mA
PWR_DIMM_VTT	DDRII Terminator:	0.855V-0.9V-0.945V	1.0A
PWR_3VSUS	965GM: HV CMOS 965GM: TVDAC analog ICH8m: ICH8m: ICH8m: ICH8m: ICH8m: Mini Card: Express Card: CLK Generator: ICS9LPRS365AGLF Mini PCie: WirelessLan Azalia Codec: ALC262 Azalia MDC: HDD: SATA 965GM: CRT DAC	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V	40mA 120mA 400mA 70mA
PWR_3VMAIN	CardBus: OZ711MP1 CardBus: Slot voltage Lan: Broadcom 88E8055 Card Reader: SD/MMC/MS Azalia MDC: For wake up Mini PCI: For wake up	3.0V-3.3V-3.6V	
PWR_3VSTD	ICH8m: ICH8m: ICH8m: LCD:	 3.0V-3.3V-3.6V	 1.0A
PWR_3VMAIN	Azalia Codec: ALC262 Azalia MDC: HDD: SATA ODD: PATA Audio AMP: G1412 Woofer AMP: G1432 Inverter:	3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.0A ; R/W: 460mA ; STDBY: 70mA Max: 1.8A ; R/W: 900mA ; STDBY: 45mA
PWR_5VMAIN	CardBus: Slot voltage USB: x 4 ports	 5V	 2.0A
PWR_3VSTD	EC: ICH8m: RTC Flash ROM: BIOS		

Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

File	J11Eagle(Merom+Crestline+ICH8M)	Rev	0.3
Size	C	Document Number	ANNOTATIONS
Date:	Monday, April 08, 2007	Sheet	4 of 55

6.Schematic modify Item and History :

V0.1 MODIFY LIST

- 1. Change R75 from 10K to 100K. (Page 39)
- 2. Change R291 from 470K to NU. (Page 27)

V0.2 MODIFY LIST

- 1. ADD DVI function. (Page 37)
- 2. U27 pin K1 and M1 (AVCC) have to be connected from CORE_VCC to PCI_VCC. (Page 26)
- 3. DG_AMP_SD# change from U54 Pin 47 to U54 Pin 3. (Page 26)
- 4. R457,R468 change to 100 Ohm 1%, R462 change to 5.1K Ohm 1%, R127 change to 100K 1% add R758 0 Ohm---- Adjust OCP 10A (Page 45)
- 5. R98 change to 2.2K 0.5%, R93 change to 39K 0.5% ---- Adjust Changer current. (Page 48)
- 6. Change X2 pin5 from GND to PWR_PMU (Page 34)
- 7. R102 change from 10K to 20K 1% ---- Adjust OCP 10A (Page 44)
- 8. Change R176 from 10K to 12K1% ---- Adjust OCP 7A (Page 47)
- 9. Change R616 from 4.7K to 475 Ohm ---- CLKREQ damping (Page 10)
- 10. R515 change from 1.3K to 1.27K ---- adjust CRT REFSET. (Page 12)
- 11. Del R622 and change D35 (PP gate) from PWR_3VSTD to PWR_5VSUS, change D35 (P gate) from PWR_3VSTD to PWR_3VSUS --- improve leakage. (Page 22)
- 12. R271 change from 3.48K to 3.9K, R238, R228 change from 2.1K to 2.67K.---- Ajust CPU Core load line (Page 39)
- 13. Change R132 from 243 Ohm to 249 Ohm ---- Ajust PWR_3VMAIN_ATBG (Page 15).
- 14. Change R433 (0 Ohm) to NU. (Page 30)
- 15. Change R56 from 1K to NU.--- Set DOCK EXIST. (Page 34)
- 16. Change R444 connect from DLY_SUSB# to DLY_SUSC#.--- Modify PWR_1.8VSUS power syquence. (Page 44)
- 17. R293,R641,R642,R564,R569 change power plane from PWR_3VSUS to PWR_3VMAIN. ---- for S3 leakage. (Page 10)
- 18. CL_VREF1_ICH pull up change from PWR_3VSTD to PWR_3VMAIN. (Page 21)
- 19. R351 from 100K to NU ---- follow FJ schematics. (Page 47)
- 20. Add 470k ohm to LCDCL#_LUNA (Page 49)
- 21. change Speaker lines dumping-resistorsR391,R390,R389,R388 to Filter L66,L67,L68,L69. (Page 32)
- 22. C307, C311 change from 10PF to 15PF fro RTC. (Page 19)
- 23. Add R759 470K, R758 0 Ohm. (Page 49)
- 24. R673 change 10K to 220K. (Page 30)
- 25. C654,C655 change from 0.1uf/10V to 0.1uf/25V.
- 26. R214,R215 change from 0 Ohm to 2.2 Ohm.
- 27. Change R719,R721 from 10K to 12.4K (Page 31)
- 28. Add R767,R768 voltage divide to add "Maximum Power Clamping Function" to avoide damaging the speaker. (Page 31)
- 29. Change G-sensor from KXP55-3176 to LIS302ALK (Page 33)
- 30. M_VREF add R760 0 Ohm to connect to U37 Pin6. (Page 45)
- 31. TP16 connect to change from PWR_DIMM_VTT to M_VREF. (Page 17)
- 32. Add C842-C867, C870-C876 for EMI.
- 33. Change Q53, Q54 from SI2301BDS-T1-E3 to RVE002P03. (Page 43)
- 34. U34 Pin5 change from PWR_3VSTD to PWR_5VMAIN. (Page 39)
- 35. C354,C359,C337,C674,C676,C679 change from NU to 5P 50V for EMI.
- 36. RS47,RS52,RS53,RS55 change from 2.2K to NU, RS29,RS30,RS48,RS54change from 1K to NU. (Page33)
- 37. Change R31: 47K => 1K, R37:4.7K => 1K, C63: 0.01uF => None
- 38. Change R1,R2,C1,C2,U30 to NU (Page29)
- 39. R356 (0.01ohm)-> 0.015ohm, R33 (18k ohm)-> 12 k ohm, R28 (33k ohm) -> 10k ohm, R24 (30k ohm)-> 39k ohm (Page43)

V0.3 MODIFY LIST

- 1.Change Q113-Q120 from PDTC144EU to 2SC2412KR for SMBUS issue.
- 2.Change LAN_DISABLE# pull-up from PWR_PMU to PWR_3VLAN, Change U30,R1,R2 from NU to install. Add L72,L73,L74,L75 common chock for EMI. (Page 29)
- 3.Change D35 Pin P from PWR_3VSUS to PWR_3VSTD (Page 22)
- 4. Add "L71" between these signals as below picture for reduce the noise on 1.5VS_TVDD (Page 15)
- 5. Remove U41, U48, Mount R664. Add the Pull-up for "SPI_CE#0" with PWR_3VMAIN(RS31 Pin 4) (Page 23).
- 6. Change U18 from PI5V330SQE to PI5V330SQ1(Page 25)
- 7. Change U50 from OZ2216S to OZ2206SN.(Page 27)
- 8. Change C700 from 1000pF/NU to 0.01uF for TPS2231_CLKEN drop. (Page 28)
- 9. Add R773, R772 0 Ohm between L57, C419 & L56 & C420. Swap Q112 Pin S & Pin D(Page 32)
- 10. Add M5 request the microphone performance. (Page 32)
- 11. Change Bay con pin for move glide pad con. and stick con. to bay board. (Page 33)
- 12. Change RF_ON_SW from SW1 Pin3 to pin1. (page 34)
- 13.Please add R774 & D37, D36, change r733 from 10K to 1K to the DVI control signals. (Page 37)
- 14. Change R63,R64,R65 from 75 to 200 fro VESA mesurement. (Page 38)
- 15. Add D38,D39 for discharge. (Page 39)
- 16. Change U26 PWRGD & CLKEN# pull up from PWR_3VMAIN. (Page 40)
- 17. Change R654 from 470K to 100K, and R646 from 47K to 10K. power on/off,S4 fail issue.(Page 41)
- 18. Change circuit for fix PWR_BT1ROM/PWR_BT2ROM signals don't work issue. (Page 42)
- 19. Change GPU VID0-VID4 default from 00100 to 00010. (Page 46)
- 20. Add and reserve USB switch circuit (page 51)
- 21. Change U1002 from AAT4610AIGV to PPF2101, Add RS1001 for A6,A7,D6,D7 to GND. (Page 52)

V0.3 MODIFY LIST

- 22. Change R772, R773 from 0 Ohm to 47 Ohm. (Page 32)
- 23. Del R123, R124, R758, and mount R769. (Page 46)
- 24. Del U56, R320, R321, R287, C772, and mount R288, R308, R309, R310, R311, R312, R313 , and OZ711MP1 change to OZ711SP2(Page 26)
- 25. LAN_RST# tie to GND.(Page 21)
- 26. Remove R189, R193 (Page 21)

V0.4 MODIFY LIST

- 1. LAN_RST# pull down with 10K Ohm. (Page 21)
- 2. Delete Pull-up(R2) for LAN_Disable.(Page 29)
- 3. Delete RS1001, and A6,A7,D6,D7 tie to GND(SW with FP Page 52)
- 4. ALG_HP_R_DOCK & ALG_HP_L_DOCK add 22K pull down, and change R59,R62 from 0 Ohm to 27K Ohm at V04. (Page 38)
- 5. CN14 pin37 tie to GND. (Page 30)
- 6. Change the G-sensor vender from ST-micro to KIONX. Change U14 and R101(1K)/R95 (NU) (Page 33).
- 7. For Express Card leakage issue, please consider following. * U45 pin2 : From "PWR_3VMAIN" to "PWR_3VSTD". * U45 pin20 : From "SUSC#" to "PWR_3VSTD". * U44 pin5 : From "PWR_3VMAIN" to "PWR_3VSTD" (Page 28)
- 8. Add U62(NU), R796 for SC_CD#, change R298 from NU to 10K, C398 from NU to 0.01uF, C391 from NU to 0.1uF. (Page26, 28)
- 9. Change R691,R698 : 22K => 100K, C743,C749 : 1000pF => 220pF for the internal MIC volume small (Page 32)
- 10. Change C395 from NU to 470uF
- 11. Delete L72,L73,L74,L75 (Page 29)
- 12.Change C307,C311 from 10pF to 15pF. (Page 19)
- 13. Add L72(100ohm bead)---NU, C890 (10uF)---NU for PWR_BL noise. (Page 24)
- 14. Change R684 from 10K to 1K.(Page 44)
- 15. Change R63,R64,R65 from 200 Ohm to 150 Ohm at V04 (Page 38)
- 16. Change C119 from 0.1uF to 1uF at V04 (Page30)

V0.2 Daughter Board Modify LIST

- 1.Change R1005 from 15K Ohm to 1.5K Ohm, and Net G_USBON add R1012 (NU) to CN1003 pin 14. (FingerPrinter Board)
- 2.C1011 change from U1001 Pin D8 to Pin D9.

V0.3 Daughter Board Modify LIST

- 1.Cut CN1-11pin & SW_GND1,then add zero-ohm resistor between CN1-11pin & SW_GND1.(SW board)
- 2.Change R1012 to NU (Finger Printer board)
- ~~3.Mount: R1301, R1302,U1301, Remove: R1305, R1306 (FP board)~~

V0.4 Daughter Board Modify LIST

- 1. Delete RS1001, and A6,A7,D6,D7 tie to GND(Page 52)

8. Layout Guideline :

Crestline DDRII Layout Guidelines

DDRII Signal Groups


Group Signal Name

Data	M_A_DQ[63..0]/M_B_DQ[63..0] M_A_DM[7..0]/M_B_DM[7..0] M_A_DSQ[7..0]/M_B_DSQ[7..0] M_B_DSQ[7..0]/M_B_DSQ[7..0]
Address	M_A_A[13..0]/M_B_A[13..0] M_A_BS[2..0]/M_B_BS[2..0] M_A_RAS#/M_B_RAS# M_A_CAS#/M_B_CAS# M_A_WE#/M_B_WE#
Control	M_CS#[3..0] M_CKE[3..0] M_ODT[3..0]
Clock	M_CLK_DDR[3..0] M_CLK_DDR#[3..0]
Feedback	SA_RCVEN#/SB_RCVEN#

Length Matching and Length Formulas

Signal Group	Minimum Length	Maximum Length
Control-to-Clock	Clock - 1.0"	Clock - 0.0"
Command-to-Clock	Clock - 1.0"	Clock + 1.0"
Strobe-to-Clock	Clock - 0.5"	Clock + 1.0"
Data-to-Strobe	Strobe - 220mils	Strobe - 180mils

CLK group : M_CLK_DDR[3..0],M_CLK_DDR#[3..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	42 +/- 15%
Differential Mode Impedance	70 +/- 20%
Package Length Range - P1	350 mils - 625 mils
Min. Serpentine Spacing	25 mils
Trace Length Limit - L0 (MS)	Length Limit: Max = 50 mils (Escape)
Trace Length Limit - L1 (SL) (Breakout length segment)	Length Limit: Max = 700 mils Min. Trace Spacing (Other) : 12 mils
Trace Length Limit - L2 (SL)	Min. Trace Spacing (Other) : 16 mils Nominal Trace Width : Outer: 8.5/4/8.5 Inner: L3= 7/4/7, L5&L6=8/4/8 Min. Trace Spacing (pair) : 4mils
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 4500 mils Total Length for Channel A : X0 Total Length for Channel B : X1
Maximim Via Count	2 (Per side)
CK to SCK# Length Matching (Total Length including package)	Match total length to within 5 mils
Clock to Clock Length Match (Total Length)	Match Channel A clocks to X0 +/- 20mils Match Channel A clocks to X1 +/- 20mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4/12 mils to other DDR2 Outer Layer : 5/15 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	CK to CK# spacing rule waived at connector spacing of 15 mils to other DDR2 Max. breakin length is 200 mils

Feedback group :

M_RCVENIN#,M_A_RCVENOUT#,M_B_RCVENIN#,M_B_RCVENOUT#

These signals are routed internally on the GMCH package and don't require any routing on the MB. As a result, can be left as NC.


Control group : M_CKE[3..0],M_CS#[3..0],M_ODT[3..0]



Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15% L2 Seg. = 450ohm +/- 15%
Nominal Trace Width	Inner Layer : L3=5.5 mils, L5&L6= 7 mils Outer Layer : 5 mils
Minimum CTRL Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	400-800 mils
Trace Length Limit - L0	Max = 250 mils (Escape)
Trace Length Limit - L1	Max = 700 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 250 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CTRL <= (CLK-0.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils


Command group :

M_A_A[13..0],M_B_A[13..0],M_A_BS[2..0],M_B_BS[2..0],M_A_RAS#,
M_B_RAS#,M_A_CAS#,M_B_CAS#,M_A_WE#,M_B_WE#




Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : L5&L6= 4.5 mils Outer Layer : 5 mils
Minimum CMD Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	250-750 mils
Trace Length Limit - L0	Max = 250 mils (Escape)
Trace Length Limit - L1	Max = 700 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 250 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CMD <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data group : M_A_DQ[63..0],M_B_DQ[63..0],M_A_DM[7..0],M_B_DM[7..0]



Topology	Point-to-Point
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : L5&L6= 4.5 mils Outer Layer : 5 mils
Minimum DQ Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Serpentine Spacing	Same as DQ-to-DQ routing
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 250 mils (Escape)
Trace Length Limit - L1	Max = 700 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 250 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 4800 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2
DQ/DM to DQS Length Matching (Total Length including package)	Match DQ/DM to [SDQS - 200mils] +/- 20mils, per byte lane
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data Strobe group : M_A_DSQ[7..0],M_A_DSQ[7..0]#,M_B_DSQ[7..0],M_B_DSQ[7..0]#









Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	55 +/- 15%
Differential Mode Impedance	85 +/- 20%
Nominal Trace Width	Inner Layer : L3:5/5/5, L5&L6= 5/4/5 mils Outer Layer : 6/5/6 mils
Nominal DQS to DQS# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQS to DQ Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Serpentine Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	425-925 mils
Trace Length Limit - L0	Max = 250 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 250 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Maximim Via Count	2 (Per side)
DQS to DQS# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length include package)	(CLK-0.5") <= DQS <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 8 mils to other DDR2 Outer Layer : 10 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	DQS to DQS# spacing rule waived at connector spacing of 10 mils to other DDR2 Max. breakin length is 200 mils

Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721

THERMAL SENSOR





FSA	F5B	F5C	F5B	CLOCK	HOST	CLOCK
1	1	0	667		166	
0	1	0	800		200	*

Clock Request table


CLKREQ#_pin	Clocks	Select	
CR#_A	SRCCCLK0 SRCCCLK2	V	Byte 5, bit 7=1 Byte 5, bit 6=1
CR#_B	SRCCCLK1 SRCCCLK4	V	Byte 5, bit 5=1 Byte 5, bit 4=1
CR#_E	SRCCCLK6	V	Byte 6, bit 7=1
CR#_F	SRCCCLK8	V	Byte 6, bit 6=1
CR#_G	SRCCCLK9	V	Byte 6, bit 5=1
CR#_H	SRCCCLK10	V	Byte 6, bit 4=1



Inventec Corporation
5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721


File: **J11Eagle(Merom+Crestline+ICH8M)**
Docu: **Clock Generator**
Date: Monday, April 09, 2007
Sheet: 10 of 55








Rev: **0.4**

SDVO Routing Guideline at Page 35











DMI Routing Guideline




Breakout/in LA/LZ	Main Route LB/LY	Breakout/in LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV

Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Differential Pair-Pitch	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 22 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (GMCH Breakout)	Max = 250 mils	
Trace Length-LB (GMCH Breakout to Via2)	Max = 3600 mils	
Trace Length-LC (Via2 to Via3)	Max = 5900 mils	
Trace Length-LD (Via3 to ICH7m Breakout)	Max = 3600 mils	
Trace Length-LE (ICH7m Breakout)	Max = 400 mils	
Trace Length-L1 (LA+LB+LC+LD+LE)	Max = 8000 mils	
Trace Length-LV (ICH7m Breakout)	Max = 400 mils	
Trace Length-LW (ICH7m Breakout to Via2)	Max = 3600 mils	
Trace Length-LX (Via2 to Via3)	Max = 5900 mils	
Trace Length-LY (Via3 to GMCH Breakout)	Max = 3600 mils	
Trace Length-LZ (GMCH Breakout)	Max = 400 mils	
Trace Length-LZ (LV+LW+LX+LY+LZ)	Max = 8000 mils	

*** When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane
*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils




PCIE Routing Guideline



Breakout/in LA/LZ	Main Route LB/LC/LY	Main Route LD/LW	Breakout/in LE/LV
Stripline	Microstrip	Same Routing layer as LE/LV	Microstrip
Parameter	Main Route Guideline	Breakout Guideline	
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%	
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils		
Nominal Differential Trace Space	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils	
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils	
Bus-to-Bus Pitch	Inner Layer : 20 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils	
Reference Plane	Ground	Ground	
Splits/Voids	No routing over plane splits No routing over voids		
Trace Length-LA (ICH7m Breakout)	Max = 400 mils		
Trace Length-LB (ICH7m Breakout to AC cap)	Max = 10750 mils		
Trace Length-LC (AC cap to PCIe CN)	Max = 10750 mils		
Trace Length-L1 (LA+LB+LC)	Max = 12000 mils		
Trace Length-LY (PCIe CN to ICH7m Breakout)	Max = 11950 mils		
Trace Length-LZ (ICH7m Breakout)	Max = 400 mils		
Trace Length-LZ (LY+LZ)	Max = 12000 mils		

*** When routing near the edge of their reference plane , trace should maintain at least 40 mils space to the edge of the plane
*** Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils




Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2881-3721


File: J11Eagle(Merom+Crestline+ICH8M)
Sheet: 16 of 55
Date: Monday, April 08, 2007

SO-DIMMO

- | Place one cap close to every 2 pullup resistors
- | terminated to 0.9VDDT_DDR11



For Margin test



Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL:+886-2-2881-0721

<OrgAddr4>

Title
J11Eagle(Merom+Crestline+ICH8M)


Size	Document Number	Rev
C	DDO-CERAM-00-FRM-10	0

6	DDR2 SDRAM SO-DIMM0	0.
---	---------------------	----

Date: Monday, April 09, 2007 Sheet 17 of 55

SO-DIMM1

- | Place one cap close to every 2 pullup resistors
- | terminated to 0.9VDDT_DDRII




Place these 0.1uF caps near
So-Dimm1 pin79-pin115 area

Place these 2.2uF caps near
So-Dimm0


RTC Circuit

1. RC delay time should be in the range of 18-25ms
2. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTRCST#


1. The ICH7m requires a length less than 1 inch on each branch (from crystal's terminal to RTCxN ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
5. Ground guard plane is highly recommended



PCIE AC coupling caps need to be
within 250mils of the driver



PCI Pull up



Inventec Corporation





5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL:+886-2-2881-0721

File J11Eagle(Merom+Crestline+ICH8M)

Size C Document Number ICH8M PCI/PCIE/DMI/USB(2/4)


Date: Monday, April 09, 2007 Sheet 20 of 55

Delete at 2006/12/20



PORT80

Modify at V03
Change Q113-Q120 to 2SC2412KR




Device	Hex	Address
ADT7473	5Ch	0101 110x b
MEM slot0	A2h	1010 000x b
MEM slot1	A4h	1010 010x b
PMU	32h	0011 001x b
LCD (SPWG)	A0h	1010 000x b
JEPICO	90h	1001 000x b

SMBCNT[2:0]	Device
0,0,0	DIMM SLOT 0/1,CLK GEN.
0,0,1	EC control
0,1,0	EC control,ADT7473
0,1,1	LCD (SPWG),MiniCard


CBT3253 NPUS FUNCTION
OE S1 S0 FUNCTION
L L L A port = B1 port
L L H A port = B2 port
L H L A port = B3 port
L H H A port = B4 port
H X X Disconnect

Inventec Corporation	
5F, No. 35, Section 2, Zhongyang South Road Beitou District, Taipei 11270, Taiwan TEL: +886-2-2861-0721	
File	J11Eagle(Merom+Crestline+ICH8M)
Size	Document Number
C	BIOS/SMBUS SW/80 PORT
Date	Monday, April 09, 2007
Sheet	23 of 55
Rev	0.4




LVDS Interface




Please as close as possible to the LVDS CONN




Close to CON.




For VESA SPEC , R/G/B
should be 665mV ~ 770mV




Inventec Corporation			
5F, No. 35, Section 2, Zhongyang South Road Beitou District, Taipei 11270, Taiwan TEL: +886-2-2861-0721			
OrgAddress			
Title			
J11Eagle(Merom+Crestline+ICH8M)			
Size	Document Number		New
Custom			0.4
LCD&CRT			
Date:	Monday, April 09, 2007	Sheet	24 of 55







PCIe Mini Card



Bluetooth CON.




USB CON.




INT_MIC

Modify at V04




INT_MIC








INT_MIC_STEREO

Modify at V04




Add at V03 for MS request.


Add at V03 for MS request.



SATA CON.






TPM CON.








	High	Low
TPM_BADDR	4E/4Fh	2E/2Fh
TPM_PACCESS	Physical Presence ON	Physical Presence OFF





























Power_Control_Tree




Inventec Corporation
5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2861-0721




File: J11Eagle(Merom+Crestline+ICH8M)
Size: C Document Number: RESET
Date: Monday, April 09, 2007 Sheet 39 of 55





Size	Document Number	Rev
Custom	Battery	0.4
Date:	Monday, April 09, 2007	Sheet 42 of 55














DDRII Terminator Power






















To Glide Pad switch board





Inventec Corporation		
5F, No. 35, Section 2, Zhongyang South Road Beitou District, Taipei 11270, Taiwan TEL: +886-2-2881-0721		
<OrgAddr4>		
Title J11Eagle(Merom+Crestline+ICH8M)		
Size A	Document Number STICK SW BOARD	Rev 0.4
Date:	Monday, April 09, 2007	Sheet 53 of 55

For EMI


These resistors should be located the corner or Audio-GND.



7,19 H_STPCLK#
7,19 H_INIT#
7,11 H_OPURST#
7,19 H_SMI#
7,19 H_NMI
7,19 H_INTR




21,26,30,33,35,49 SERIRQ
21,49 KBC_SCI
19,49 KBC_A20G
19,49 KBC_INIT#
21,34 RSMRST#
21,34 PWROK_VRM_ICH
7,11 H_DPWR#



near to CPU

near to ICH8




near to CPU



near to GMCH

near to BENN

34,49 ASIC_PON
34,38,49 SUSW#
44,45,46,49 DLY_SUSE#
27,34,39 PWROK_3VSUS
34,48,49 PWROK_PML
12,17,21,39 PWROK_3VMAIN
34,49 HTKYSMI



near to BENN



near to LUNA


Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beikou District, Taipei 11270, Taiwan
TEL: +886-2-2881-0721


File	J11Eagle(Merom+Crestline+ICH8M)
Size	B
Rev	0.4

EMI/ESD


Date:	Monday, April 09, 2007
Sheet	54 of 55





To Stick switch board



To Glide Pad



To M/B



Inventec Corporation

5F, No. 35, Section 2, Zhongyang South Road
Beitou District, Taipei 11270, Taiwan
TEL: +886-2-2861-0721