

Round Rock 13.3" Schematics Document

Haswell ULT

2013-06-28
REV : SSI

DY : None Installed
XDP: For CPU XDP Debug Port installed
PCH_XDP: For PCH XDP Debug Port installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Round Rock 13.3" UMA

Rev
X00


Date: Friday, June 28, 2013

Sheet 1 of 107

Round Rock 13.3" Block Diagram

Project code : 91.40A01.001
PCB P/N : 13229
Revision : X00

CHARGER BQ24715 44	
INPUTS	OUTPUTS
AD+ BT+	DCRATOUT
SYSTEM DC/DC TPS51275 45	
INPUTS	OUTPUTS
DCRATOUT	3.3V_AUX_S5 3.3V_S5 5V_S5
CPU DC/DC TPS51622 46~47	
INPUTS	OUTPUTS
DCRATOUT	VCC_CORE
SYSTEM DC/DC TPS51363 48	
INPUTS	OUTPUTS
DCRATOUT	ID05V_M
SYSTEM DC/DC TPS51363 & APL5338 49	
INPUTS	OUTPUTS
DCRATOUT	ID05V_S3 ID0675V_S0 DDR_VREF_S3
Load Switches 36	
INPUTS	OUTPUTS
5V_S3 3.3V_S3	5V_S0 3.3V_S0 3.3V_SS_PCH 3.3V_M 3.3V_LAN ID05V_MODPHY ID05V_S0
PCB LAYER(FR4-6 Layer)	
L1:Top L2:PW/GND L3:Signal L4:Signal L5:PW/GND	L6:Bottom



5

4

3

2

1

D

C

B


A

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>CPU (PCIE/DMI/FDI)</i>			
Size A4	Document Number		Rev
	<i>Round Rock 13.3" UMA</i>		<i>X00</i>
Date: Friday, June 28, 2013	Sheet	3 of	107


SSID = CPU



Design Guideline:
SM_RCOMP keep routing length less than 500 mils.



Layout Note: Colse to DIMM



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (THERMAL/CLOCK/PM)

Size

A4

Document Number

Round Rock 13.3" UMA

Rev


X00

Date: Friday, June 28, 2013



Sheet 4 of 107

SSID = CPU


EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKE	
CFG0	0: Lane Reversed 1: (Default) Normal Operation; No stall




PCH/PCH LESS MODE SELECTION	
CFG1	0: Lane Reversed 1: (Default) Normal Operation




Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port





ALLOW THE USE OF NOA ON LOCKED UNITS	
CFG8	1: Enable(Default): Noa will be disable in locked units and enable in un-locked units 0: Enable Noa will be available peggardless of the locking of the unit



NO SVID PROTOCOL CAPABLE VR CONNECTED	
CFG9	1: VRS support SVID protocol are present 0: No VR support SVID is present The chip will not generate(OR Respond to) SVID activity



SAFE MODE BOOT	
CFG10	1: POWER FEATURES ACTIVATED DURING RESET 0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**

Size: A3 Document Number: **Round Rock 13.3" UMA** Rev: **X00**

Date: Friday, June 28, 2013 Sheet 6 of 107

SSID = CPU



DDI	HDMI	Display Port
DDI_TXN0	HDMI_DATA2_N	DP_LANE0_N
DDI_TXP0	HDMI_DATA2_P	DP_LANE0_P
DDI_TXN1	HDMI_DATA1_N	DP_LANE1_N
DDI_TXP1	HDMI_DATA1_P	DP_LANE1_P
DDI_TXN2	HDMI_DATA0_N	DP_LANE2_N
DDI_TXP2	HDMI_DATA0_P	DP_LANE2_P
DDI_TXN3	HDMI_CLK_N	DP_LANE3_N
DDI_TXP3	HDMI_CLK_P	DP_LANE3_P

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDI/EDP)

Size
A4

Document Number


Round Rock 13.3" UMA

Rev
X00

Date: Friday, June 28, 2013

Sheet 8 of 107

SSID = CPU



Layout Note: R901 should be placed within 2 inches (50.8 mm) of the processor.
Net Rule: VCC_SENSE and VSS_SENSE differential signals

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A4


Document Number

Round Rock 13.3" UMA

Rev
X00

Date: Friday, June 28, 2013

Sheet 9 of 107



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size
A4

Document Number

Rev
X00

Date: Friday, June 28, 2013

Sheet 10 of 107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)

Size
A

Document Number

Round Rock 13.3" UMA

Rev


X00

Date: Friday, June 28, 2013

Sheet 11 of 107


Layout Note:

M_VREF_CA_DIMMA





Layout Note:

M VREF DQ DIMMA





0D675V_S0

Place these caps
close to VTT1 and VTT2.




If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

Layout Note:
Place these Caps near DM1.




SSID = MEMORY




Layout Note:
Place these caps close to VREF_CA
M_VREF_CA_DIMMB




Layout Note:
Place these caps close to VREF_DQ
M_VREF_DQ_DIMMB



Place these caps
close to VTT1 and VTT2.




Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34
SO-DIMMB is placed farther from
the Processor than SO-DIMMA





Layout Note:
Place these Caps near DM2

SSID = MEMORY VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

SA_DIMM_VREFDQ Driven by process (PIN#AR51)



SB_DIMM_VREFDQ Driven by process (PIN#AP51)




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **M1 & M3 Implementation**

Size	Document Number	Rev
A3		X00



Date: Friday, June 28, 2013 Sheet 14 of 107



<Core Design>


DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (DDI/PCI)		
Size A3	Document Number Round Rock 13.3" UMA	Rev X00
Date: Friday, June 28, 2013	Sheet 15 of 107	

NOTE:
PWRBTN# Integrated Pull-Up.



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram shows a circuit for the DSWODVREN signal. The DSWODVREN line is connected to the R1723 pin of a 330KR2J-L1-1P component. The other end of this component is connected to the R1721 pin of another 330KR2J-L1-1P component. The R1721 pin is also connected to the RTC_AUX_S signal line. A ground symbol is shown at the bottom right.



SSI 0625

<Core Design>



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Date _____

The schematic diagram illustrates the electrical connections for the CPU (RTC/SATA/HDA/JTAG) section of a system. Key components include:

- RTC Section:** Features RTC_AUX_S5, RTC_X1, RTC_X2, and RTC_RST# signals. Components like RN1901, G1902, C1902, G1901, and C1903 are shown.
- SATA Section:** Includes SATA_RN0/PERN6_L3 through SATA_TP0/PETP6_L3, SATA_RN1/PERN6_L2 through SATA_TP1/PETP6_L2, and SATA_RN2/PERN6_L1 through SATA_TP2/PETP6_L1. It also shows SATA_LED#, HDD_DET#, and MCF_GPIO36.
- HDA Section:** Shows HDA_BITCLK, HDA_SYNC, HDA_RST#, HDA_SDIN0, ME_FWP, and PCH_JTAGX signals. Components like R1907, R1908, and R1909 are present.
- JTAG Section:** Includes JTAG_TRST#, JTAG_TCK, JTAG_TDI, JTAG_TDO, JTAG_TMS, and JTAGX signals. Components like R1919, R1921, R1922, R1923, and R1924 are shown.

A Flash Descriptor Security Override table is provided, detailing the configuration for HDA_SDOU and HDA_RST# signals.

Flash Descriptor Security Override	
HDA_SDOU	Low = Default High = Enable

The diagram also includes a section for the CPU (RTC/SATA/HDA/JTAG) with various signal pins and their corresponding component values.

Signal	Component	Value	Notes
PCH_JTAGX	R1919	2 51R2J-2-GP	
PCH_JTAG TMS	R1921	2 51R2J-2-GP	
PCH_JTAG TDI	R1922	2 51R2J-2-GP	
PCH_JTAG TDO	R1923	2 51R2J-2-GP	
PCH_JTAG TCK BUF	R1924	2 51R2J-2-GP	
PCH_JTAG TDO	R1928	2 0R2J-2-GP	>>> CPU_XDP_TDO_PCH 96
PCH_JTAG TDI	R1929	2 0R2J-2-GP	<<< CPU_XDP_TDI_PCH 96
PCH_JTAG TMS	R1930	2 0R2J-2-GP	<<< CPU_XDP_TMS_PCH 96

The diagram also includes a section for the CPU (RTC/SATA/HDA/JTAG) with various signal pins and their corresponding component values.

Signal	Component	Value	Notes
PCH_JTAGX	R1919	2 51R2J-2-GP	
PCH_JTAG TMS	R1921	2 51R2J-2-GP	
PCH_JTAG TDI	R1922	2 51R2J-2-GP	
PCH_JTAG TDO	R1923	2 51R2J-2-GP	
PCH_JTAG TCK BUF	R1924	2 51R2J-2-GP	
PCH_JTAG TDO	R1928	2 0R2J-2-GP	>>> CPU_XDP_TDO_PCH 96
PCH_JTAG TDI	R1929	2 0R2J-2-GP	<<< CPU_XDP_TDI_PCH 96
PCH_JTAG TMS	R1930	2 0R2J-2-GP	<<< CPU_XDP_TMS_PCH 96

The diagram also includes a section for the CPU (RTC/SATA/HDA/JTAG) with various signal pins and their corresponding component values.

Signal	Component	Value	Notes
PCH_JTAGX	R1919	2 51R2J-2-GP	
PCH_JTAG TMS	R1921	2 51R2J-2-GP	
PCH_JTAG TDI	R1922	2 51R2J-2-GP	
PCH_JTAG TDO	R1923	2 51R2J-2-GP	
PCH_JTAG TCK BUF	R1924	2 51R2J-2-GP	
PCH_JTAG TDO	R1928	2 0R2J-2-GP	>>> CPU_XDP_TDO_PCH 96
PCH_JTAG TDI	R1929	2 0R2J-2-GP	<<< CPU_XDP_TDI_PCH 96
PCH_JTAG TMS	R1930	2 0R2J-2-GP	<<< CPU_XDP_TMS_PCH 96

The diagram also includes a section for the CPU (RTC/SATA/HDA/JTAG) with various signal pins and their corresponding component values.

Signal	Component	Value	Notes
PCH_JTAGX	R1919	2 51R2J-2-GP	
PCH_JTAG TMS	R1921	2 51R2J-2-GP	
PCH_JTAG TDI	R1922	2 51R2J-2-GP	
PCH_JTAG TDO	R1923	2 51R2J-2-GP	
PCH_JTAG TCK BUF	R1924	2 51R2J-2-GP	
PCH_JTAG TDO	R1928	2 0R2J-2-GP	>>> CPU_XDP_TDO_PCH 96
PCH_JTAG TDI	R1929	2 0R2J-2-GP	<<< CPU_XDP_TDI_PCH 96
PCH_JTAG TMS	R1930	2 0R2J-2-GP	<<< CPU_XDP_TMS_PCH 96

The diagram also includes a section for the CPU (RTC/SATA/HDA/JTAG) with various signal pins and their corresponding component values.

Signal	Component	Value	Notes
PCH_JTAGX	R1919	2 51R2J-2-GP	
PCH_JTAG TMS	R1921	2 51R2J-2-GP	
PCH_JTAG TDI	R1922	2 51R2J-2-GP	
PCH_JTAG TDO	R1923	2 51R2J-2-GP	
PCH_JTAG TCK BUF	R1924	2 51R2J-2-GP	
PCH_JTAG TDO	R1928	2 0R2J-2-GP	>>> CPU_XDP_TDO_PCH 96
PCH_JTAG TDI	R1929	2 0R2J-2-GP	<<< CPU_XDP_TDI_PCH 96
PCH_JTAG TMS	R1930	2 0R2J-2-GP	<<< CPU_XDP_TMS_PCH 96

The diagram also includes a section for the CPU (RTC/SATA/HDA/JTAG) with various signal pins and their corresponding component values.






Signal	Component	Value	Notes
PCH_JTAGX	R1919	2 51R2J-2-GP	
PCH_JTAG TMS	R1921	2 51R2J-2-GP	
PCH_JTAG TDI	R1922	2 51R2J-2-GP	
PCH_JTAG TDO	R1923	2 51R2J-2-GP	
PCH_JTAG TCK BUF	R1924	2 51R2J-2-GP	
PCH_JTAG TDO	R1928	2 0R2J-2-GP	>>> CPU_XDP_TDO_PCH 96
PCH_JTAG TDI	R1929	2 0R2J-2-GP	<<< CPU_XDP_TDI_PCH 96
PCH_JTAG TMS	R1930	2 0R2J-2-GP	<<< CPU_XDP_TMS_PCH 96

The diagram also includes a section for the CPU (RTC/SATA/HDA/JTAG) with various signal pins and their corresponding component values.


Signal	Component	Value	Notes
PCH_JTAGX	R1919	2 51R2J-2-GP	
PCH_JTAG TMS	R1921	2 51R2J-2-GP	
PCH_JTAG TDI	R1922	2 51R2J-2-GP	
PCH_JTAG TDO	R1923	2 51R2J-2-GP	
PCH_JTAG TCK BUF	R1924	2 51R2J-2-GP	
PCH_JTAG TDO	R1928	2 0R2J-2-GP	

		Wistron Corporation 21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.	
Title			
CPU (RTC/SATA/HDA/JTAG)			
Size A3	Document Number	Round Rock 13.3" UMA	
Date: Friday, June 28, 2013	Sheet	17 of	107

SSID = PCH




EDS no ask GPIO9 required external PH



No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot

BOOT BIOS Strap	
GPI086	BOOT BIOS Location
0	SPI (Default)
1	LPC

TOP-BLOCK SWAP OVERRIDE	
GPI066	
HIGH pop R20545	
LOW pop R2051 (DEFAULT)	





<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (GPIO/CPU)**

Size: A3 Document Number: **Round Rock 13.3" UMA** Rev: **X00**

Date: Friday, June 28, 2013 Sheet: 20 of 107



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size
A4

Document Number



Round Rock 13.3" UMA

Rev
X00

Date: Friday, June 28, 2013


Sheet 22 of 107

SSID = PCH



<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (VSS)				
Size A3	Document Number Round Rock 13.3" UMA			Rev X00
Date: Friday, June 28, 2013		Sheet 23 of 107		





SSID = Flash.ROM



SPI ROM Equal length need to less than 500mil



Schematic Design Checklist
Single Device: 15
Multiple Devices: 33 per branch




SYSTEM SPI ROM
SPI Flash ROM(8M) for PCH



Layout Note: Close to U2501 Pin 8

SSID = RTC



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**

Size: A3 Document Number: **Round Rock 13.3" UMAX00** Rev

Date: Friday, June 28, 2013 Sheet 25 of 107


SSID = AUDIO




SSID = AUDIO

Speaker



2W/ch




SSI_0625



Combo Jack



SSI_0625



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Speaker/HPMIC CONN		
Size A4	Document Number	Rev X00
Date: Friday, June 28, 2013	Sheet 29 of	107





	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A	Document Number <i>Round Rock 13.3" UMA</i>		Rev <i>X00</i>
Date:	Friday, June 28, 2013	Sheet 30 of	107

SSID = LOM






MDO3-	1	FTP3102
MDO3+	1	FTP3103
MDO2-	1	FTP3104
MDO2+	1	FTP3105
MDO1-	1	FTP3106
MDO1+	1	FTP3107
MDO0-	1	FTP3108
MDO0+	1	FTP3109
LOM GRN# R	1	FTP3110
NB LOM ACTLED_YEL# R	1	FTP3111
3D3V LAN	1	FTP3112
LOM ORG# R	1	FTP3113

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title RJ45/Transformer			
Size A3	Document Number	Rev	
Date: Friday, June 28, 2013		Sheet 31	of 107

SSID =Card Reader



add one more pull down 1Mohm resistor on SD_CD# for the OZ777FJ2LN-A.
For the OZ777FJ2LN-B, you can remove these 1Mohm resistor and 0.1uF capacitor.

For UHS-II

Layout Note: Differential impedance of 100 Ohm

<Core Design>









Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	Card Reader
-------	--------------------

Size A3	Document Number Round Rock 13.3" UMA	Rev X00
Date: Friday, June 28, 2013	Sheet 32 of 107	

SSID = USB





SSID = USB




USB Power SW (U3501 & U3503)

Vendor	Vendor P/N	Wistron P/N	Priority
Silergy	SY6288DCAC	74.06288.A79	1ST
DII (Diodes)	AP2301MPG-13	74.02301.079	2ND
			3RD





SSID = Reset.Suspend



Power Sequence



ROSA Power



Intel Power Sequence



SSID = Reset.Suspend

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S3 Reduction

Size
A4

Document Number

Round Rock 13.3" UMA

Rev
X00

Date: Friday, June 28, 2013

Sheet 37 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number		Rev
Date: Friday, June 28, 2013		Sheet 38 of 107	Round Rock 13.3" UMA00

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A	Document Number <i>Round Rock 13.3" UMA</i>		Rev <i>X00</i>
Date:	Friday, June 28, 2013	Sheet 39 of	107

5 4 3 2 1

SSID = OBFF

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number		Rev X00
Date: Friday, June 28, 2013		Sheet 40 of	107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00


Date: Friday, June 28, 2013

Sheet 41 of 107

SSID = PWR.Support

0103 Add EC4203
ndde close to EL4202

Layout Note:
PSID Layout width > 25mil



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN JACK**


Size: A3 Document Number: **Round Rock 13.3" UMA** Rev: **X00**

Date: Friday, June 28, 2013 Sheet: 42 of 107

SSID = PWR.Support




Layout Note: Place near Battery CONN







Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BATTERY CONN			
Size A3	Document Number		Rev
Round Rock 13.3" UMA			X00
Date: Friday, June 28, 2013	Sheet 43	of	107






SSID = Charger



SSID = PWR.Plane.Regulator_5v3p3v



Design Current=5.894 A
8.841A<OCP>10.6A



SSI need to change to polymer cap

Design Current=5.153 A
8.3A<OCP>9.2A

SSI need to change to polymer cap


Close to VFB Pin (pin5)

Close to VFB Pin (pin2)


I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: CHIP CAP POL 220U 6.3V M 6.3*4.5 /Matsuti/ 17mOhm / 77.52271.09L
H/S: SIS412DN-T1-GE3 / 24mOhm/30mohm@4.5Vgs / 84.08412.037
L/S: SIS406DN-T1-GE3 / 11.5mOhm/14.5mohm@4.5Vgs / 84.08406.037

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: CHIP CAP POL 220U 6.3V M 6.3*4.5 /Matsuti/ 17mOhm / 77.52271.09L
H/S: SIS412DN-T1-GE3 / 24mOhm/30mohm@4.5Vgs / 84.08412.037
L/S: SIS406DN-T1-GE3 / 11.5mOhm/14.5mohm@4.5Vgs / 84.08406.037

SSID = CPU.Regulator



For acoustic noise



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number Round Rock 13.3" UMA	Rev
------------	--	-----


Date: Friday, June 28, 2013	Sheet 50 of 107
-----------------------------	-----------------

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number		Rev X00
Date: Friday, June 28, 2013		Sheet 51 of	107

SSID = VIDEO




Camera Power



INVERTER POWER

SI3457 continuous 2.5A
Rds(on) = 0.113~0.092 Ohm



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
eDP Connector			
Size A3	Document Number		Rev
Round Rock 13.3" U		MAX00	
Date:	Friday, June 28, 2013	Sheet 52 of	107

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Rev
X00



Date: Friday, June 28, 2013

Sheet 53 of 107





SSID = VIDEO

HDMI CONNECTOR

Close to HDMI Connector



SSI_0625



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Connector**

Size: A3 Document Number: **Round Rock 13.3" UMAX00**

Date: Friday, June 28, 2013 Sheet 54 of 107

SSID = SATA



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size
A4

Document Number

Rev
X00

Date: Friday, June 28, 2013

Sheet 56 of 107


Round Rock 13.3" UMA

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number		Rev X00
Date: Friday, June 28, 2013		Sheet 57 of	107

SSID = WIRELESS



SSID = WIRELESS

NGFF(WWAN/SSD)



STATE #	CONFIG_0	CONFIG_1	CONFIG_2	CONFIG_3	Module Type
0	GND	GND	GND	GND	SSD – SATA
1	GND	NC	GND	GND	SSD - PCIe
8	NC	GND	GND	GND	WWAN
14	NC	GND	NC	NC	HCA - PCIe
15	NC	NC	NC	NC	No Module Present

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **NGFF-WWAN/SSD**


Size	Document Number	Rev
	Round Rock 13.3" UMA	X00

Date: Friday, June 28, 2013 Sheet 59 of 107


SSID =WIRELESS



PIN	62.10034.561 Micro SIM PinDefine
C1	VCC
C2	RST
C3	CLK
C4	Reserve
C5	GND
C6	VPP
C7	I/O
SW	SIM Card Detect
8	PTH GND
9	PTH GND
10	PTH GND
11	PTH GND



Change from 83.00005.BAE to 75.04220.07C











<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
mSATA		
Size	Document Number	Rev
	Round Rock 13.3" UMA	X00
Date	Friday, June 28, 2013	Sheet 60 of 107



```
SSID = User.Interface
```




SSID = KBC	SSID = Touch.Pad
------------	------------------




TouchPad Connector



Internal KeyBoard Connector



KBC SMSC ECE1117



<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Key Board/Touch Pad
-------	----------------------------

Size	Document Number
	Round Rock 13.3" UMA

Date: Friday, June 28, 2013 Sheet 62 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
IO CONN			
Size A4	Document Number		Rev X00
Date: Friday, June 28, 2013		Sheet 63 of	107


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size	Document Number		Rev
	Round Rock 13.3" UMA		X00
Date: Friday, June 28, 2013		Sheet 64 of	107


SSID = DEBUG PORT

SB modify to test pad



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Debug connector			
Size	Document Number		Rev
	Round Rock 13.3" UMA		X00
Date:	Friday, June 28, 2013	Sheet 65 of	107



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SENSOR

Size
A3

Document Number

Rev
X00

Date: Friday, June 28, 2013

Sheet 66 of 107

Round Rock 13.3" UMA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (1/5)

Size	Document Number	Rev
A3	Round Rock 13.3" UMA	X00

Date: Friday, June 28, 2013

Sheet 68 of 107

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Thunderbolt (2/5)</i>			
Size A	Document Number <i>Round Rock 13.3" UMA</i>		Rev <i>X00</i>
Date:	Friday, June 28, 2013	Sheet 69 of	107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (4/5)

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 71 of 107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (5/5)

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 72 of 107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (1/5) PEG

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 73 of 107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (2/5) DIGITAL

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 74 of 107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (3/5) VRAM

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 75 of 107

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>GPU (4/5) GPIO</i>			
Size A	Document Number <i>Round Rock 13.3" UMA</i>		Rev <i>X00</i>
Date:	Friday, June 28, 2013	Sheet 76 of	107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (5/5) PWR/GND

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 77 of

107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM1,2 (1/4)

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 78

of

107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM3,4 (2/4)

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 79 of 107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM5,6 (3/4)

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00


Date: Friday, June 28, 2013

Sheet 80 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VRAM7,8 (4/4)			
Size A	Document Number		Rev
	Round Rock 13.3" UMA		X00
Date: Friday, June 28, 2013		Sheet 81 of	107



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>VGA CORE</i>			
Size A	Document Number <i>Round Rock 13.3" UMA</i>		Rev <i>X00</i>
Date:	Friday, June 28, 2013	Sheet 82 of	107

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCRETE VGAPOWER

Size
A

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 83 of 107

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

(Blanking)

<Core Design>





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Switchable GFXLCD</i>			
Size A	Document Number <i>Round Rock 13.3" UMA</i>		Rev <i>X00</i>
Date:	Friday, June 28, 2013	Sheet 84 of	107

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Switchable GFXCRT</i>			
Size A	Document Number <i>Round Rock 13.3" UMA</i>		Rev <i>X00</i>
Date:	Friday, June 28, 2013	Sheet 85 of	107



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

UNUSED PARTS/EMI Capacitors

Size

Document Number

Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 86 of 107

SSID = USH

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USH Board Connector

Size
A4

Document Number

Round Rock 13.3" UMA


Date: Friday, June 28, 2013

Sheet 87 of 107

Rev
X00

SSID = TPM

Place close to Pin 21



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size

Document Number


Round Rock 13.3" UMA

Rev

X00

Date: Friday, June 28, 2013

Sheet 88 of 107



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Finger Print</i>			
Size A	Document Number		Rev
	<i>Round Rock 13.3" UMA</i>		<i>X00</i>
Date: Friday, June 28, 2013		Sheet 89 of	107

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>NFC Connector</i>		
Size	Document Number				Rev
A4	<i>Round Rock 13.3" UMA</i>				<i>X00</i>
Date: Friday, June 28, 2013		Sheet 90		of 107	

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Smart Card			
Size	Document Number		Rev
	Round Rock 13.3" UMA		X00
Date: Friday, June 28, 2013		Sheet 91 of	107

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A	Document Number <i>Round Rock 13.3" UMA</i>		Rev <i>X00</i>
Date:	Friday, June 28, 2013	Sheet 92 of	107

SSID = Docking

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DOCKING

Size
A4


Document Number

Round Rock 13.3" UMA


Rev
X00

Date: Friday, June 28, 2013

Sheet 93 of 107


$$\text{SSID} = \text{LOM}^5$$


Note : LAN Chip must be changed to I218LM (71.00218.E03)



Internal SVR	Shared with external 1.05V SVR
L9401: STUFF	L9401: NO STUFF
R9413: NO STUFF	R9413: STUFF
R9402: STUFF	R9402: NO STUFF
R9403: NO STUFF	R9403: STUFF

*NOTE: Clarkville has 0.9V internal SVR. However it is also possible to disable this 0.9V iSVR and Clarkville can support the external 1.05V supply. When sharing, make sure the 1.05V_LAN is controlled by the SLP_LAN signal.




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN SW			
Size A4	Document Number		Rev X00
Date: Friday, June 28, 2013		Sheet 95 of	107

SSID = CPU_XDP

CPU_XDP



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU_XDP
Size	Document Number	Rev	
A3		X00	
Date: Friday, June 28, 2013			Sheet 96 of 107


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB2.0 HUB			
Size A4	Document Number		Rev X00
Date: Friday, June 28, 2013		Sheet 97 of	107

```
SSID = User.Interface
```


TOUCH PANEL POWER



TOUCH PANEL CONNECTOR



Lid Close



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Function Button

Size	Document Number
------	-----------------

Round Rock 13.3" UMA


Date: Friday, June 28, 2013

Sheet 98 of

Rev

X00

SSID = SIO



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SIO - ECE1099Size
A3

Document Number

Round Rock 13.3" UMA

Rev
X00

Date: Friday, June 28, 2013

Sheet	99
-------	----

107