

Table of Contents	
PAGE	DESCRIPTION
01	FRONT PAGE
02	Hawaii Block Diagram
03	SKYLAKE 1/15 eDP/DDI/MISC
04	SKYLAKE 2/15(DDR4 I/F)
05	SKYLAKE 3/15(PowerManger)
06	SKYLAKE 4/15 (POWER-1)
07	SKYLAKE 5/15 (POWER-2)
08	SKYLAKE 6/15 (POWER-3)
09	SKYLAKE 7/15 (GND)
10	SKYLAKE 8/15 (RSV)
11	SKYLAKE 9/15(SPI/LPC/SM)
12	SKYLAKE 10/15(Strap)
13	SKYLAKE 11/15 (PCIe/USB)
14	SKYLAKE 12/15 (CLK/EMMC)
15	SKYLAKE 13/15 (HDA/GPIO)
16	SKYPAKE 14/15(PCH POWER)
17	SKYLAKE 15/15 XDP & APS
18	DDR4 DIMM0-STD H=8
19	DDR4 DIMM1-STD H=4
20	LVDS converter RTD2136
21	LCD CONN/CCD/TouchPanel
22	HDMI
23	Audio Codec(ALC3252)
24	RTL8161/RJ45
25	SATA RE-DEIVER
26	WLAN(NGFF)/HDD/ODD
27	Card Reader CONN
28	USB3.0 X 2/USB2.0 X 2
29	EC (IT8987)
30	Thermal/FAN/LEDs
31	JUMPER/LPCHeader
32	Blank
33	N16V-GMR (PCIe I/F) /NVDD
34	N16V-GMR (MEMORY)
35	N16V-GMR (DISPLAY)
36	N16V-GMR (GPIO/STRAPS)
37	N16V-GMR POWER/GND
38	VRAM DDR3 (BGA96)
39	+3V_S5/+5V_S5(RT6575AGQW)
40	+VDDQ (RT8231B)
41	+1V_S5 (TPS51211)
42	+1.8V_S5 (RT8068A)
43	CPU VR (NCP81206)
44	+VCCORE / +VCCGT
45	+VCCSA (NCP81253)
46	Load switch IC (APL3523A)
47	DC-IN
48	Discharge
49	+12V
50	OZ554
51	GPU_CORE (RT8812A)
52	DGPU +1.05V / +1.5V
53	Power Sequence
54	Power Sequence Diagram
55	SMBUS Map

Intel Skylake-U Platform

Skylake-U CPU (TDP 15W) SoC

Project Information
Phase: EVT

PCB AND SILKSCREEN COLOR		
Program Phase	Color of PCB	Silkscreen
EVT	RED	YELLOW
DVT	LIGHT BLUE	YELLOW
PVT/MVB / PRODUCTION	GREEN	WHITE

HP Restricted Secret

Quanta Computer Inc.
PROJECT: HP-Hawaii

Size Custom


Document Number Front Page

Date: Thursday, December 17, 2015

Rev 1A


Sheet 1 of 58

Intel Skylake-U Platform Block Diagram (Hawaii-G/-U)



HP Restricted Secret



[5,11,12,13,14,16,17,18,19,20,21,22,24,25,29,30,34,35,43,46,51,52]
[5,7,17,46,48] +VCCIO
[5,6,7,10,43,46] +VCCSTPLL




HDMI

eDP_COMPIO and ICOMPIO signals should be shorted near balls and routed with typical impedance <25 mohms



Reserve EDP_HPD opposites circuit!



Processor pull-up (CPU)
TO BE REPLACED WITH 1K OHMS FOR SKL .
470 OHM IS FOR I/P



PLACE NEAR CPU




Close to Chipset

HP Restricted Secret




Size Custom	Document Number SKL CPU eDP/DDI/MISC	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 3 of 58	

SkyLake ULT Processor (DDR4 IL)



SKL_ULT
REV = 1
2 OF 20




SKL_ULT
REV = 1
3 OF 20

HP Restricted Secret


Quanta Computer Inc.
PROJECT: HP-Hawaii

Size: Custom
Document Number: SKL CPU DDR
Date: Wednesday, March 09, 2016
Sheet: 4 of 58



Rev: 1A




PCH Pull-high/low(CLG)



Close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"



System PWR_OK(CLG)




HP Restricted Secret

Quanta Computer Inc.
PROJECT: HP-Hawaii


Size Custom Document Number SKL CPU Power Management Rev 1A

Date: Wednesday, March 09, 2016 Sheet 5 of 58

[32,43,44] +VCC_CORE
[7] +VCCSTG
[3,5,7,10,43,46] +VCCSTPLL



Under CPU




33A

SKL_ULT


REV = 1

12 OF 20


?



Close CPU




RF RESERVE




Under CPU


Layout note: need routing together and ALERT need between CLK and DATA.

CLOSE TO CPU
PLACE THE PU RESISTORS

SVID ALERT

PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE


SVID CLK

CLOSE TO CPU
PLACE THE PU RESISTORS

SVID DATA

HP Restricted Secret

[3,5,17,46,48] +VCCIO
 [43,45] +VCCSA
 [4,18,19,32,40] +VDDQ
 [3,5,6,10,43,46] +VCCSTPLL
 [6] +VCCSTG




HP Restricted Secret


Quanta Computer Inc.
 PROJECT: HP-Hawaii

Size Custom Document Number SKL CPU Power Rev 1A
 Date: Wednesday, March 09, 2016 Sheet 7 of 58

Under CPU



Close CPU



Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGT} X	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed




HP Restricted Secret




Quanta Computer Inc.

PROJECT: HP-Hawaii

Size Custom	Document Number SKL CPU Power	Rev 1A
Date:	Wednesday, March 09, 2016	Sheet 8 of 58







Placement are required for future platform compatibility purpose only.

Table 1-10: DFX Strap Settings			
	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	


 **Quanta Computer Inc.**
PROJECT: HP-Hawaii





GPIO Pull UP




PCH SPI ROM(CLG)



SMBus/Pull-up(CLG)



Vender	Size	P/N
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GD	8MB	AKE2EZN0Q00 (GD25B64CSIGR)
Socket		DFHS08FS023



HP Restricted Secret

Quanta Computer Inc.

PROJECT: HP-Hawaii

Size Custom

Document Number SKL CPU SPI/LPC/SMB



Date: Tuesday, March 15, 2016

Sheet 11 of 58


Rev 1A

Functional Strap Definitions


DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET



No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.




No Boot:
The signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI is selected for EC.

HP Restricted Secret

 **Quanta Computer Inc.**
PROJECT: HP-Hawaii

Size Custom	Document Number SKL CPU Strap	Rev. 1A
----------------	----------------------------------	------------

Date: Wednesday, March 09, 2016 Sheet 12 of 58



PCI-E Port Mapping Table

PCI-E	Function	CLK REQ	Function
PORT-1	dGPU	PORT-0	dGPU
PORT-2	dGPU	PORT-1	dGPU
PORT-3	dGPU	PORT-2	WLAN
PORT-4	dGPU	PORT-3	LAN
PORT-5		PORT-4	
PORT-6		PORT-5	
PORT-7	HDD		
PORT-8	ODD		
PORT-9	LAN		
PORT-10	WLAN		
PORT-11			
PORT-12			

USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3 COMBO1
PORT-2	USB3 COMBO2
PORT-3	NC
PORT-4	NC

USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	USB3 COMBO1
PORT-2	Cardreader
PORT-3	Camera
PORT-4	USB3 COMBO2
PORT-5	BT
PORT-6	NC
PORT-7	USB2 PORT1
PORT-8	USB2 PORT2
PORT-9	Touch Panel
PORT-10	NC



HP Restricted Secret

Quanta Computer Inc.
PROJECT: HP-Hawaii


Size Custom Document Number SKL CPU PCIE/USB/SATA Rev 1A

Date: Wednesday, March 09, 2016 Sheet 13 of 58


[5,16] +3V_RTC_2
[3,5,11,12,13,16,17,18,19,20,21,22,24,25,29,30,34,35,43,46,51,52] +3V
[10,16,17,41,46,48] +1V_S5



RTC Clock 32.768KHz




External Crystal




RTC Circuitry(RTC)

RTC Power trace width 20mils.



HP Restricted Secret






Model	BOARD_ID7	BOARD_ID6	VRAM	BOARD_ID3	BOARD_ID2
All EVT	0	0	UMA	0	0
All DVT	0	1	Hynix	0	1
PVT1	1	0	Micron	1	0
PVT2+	1	1	RSVD	1	1
MVB,A	0	0			
1st Major ECN	0	1			
2nd Major ECN	1	0			
3rd Major ECN	1	1			

HP Restricted Secret




 Quanta Computer Inc. PROJECT: HP-Hawaii		Size	Document Number	Rev
		Custom	SKL CPU HDA/GPIO	1A
Date:	Thursday, March 10, 2016	Sheet	15	of 58

[10,14,17,41,46,48] +1V_S5
[10,29,42,46,48] +1.8V_S5
[5,11,12,13,15,17,18,21,24,26,29,31,32,39,40,41,42,46,47,48,52] +3V_S5
[5,14] +3V_RTC_2
[3,5,11,12,13,14,17,18,19,20,21,22,24,25,29,30,34,35,43,46,51,52] +3V








[11.31] PCH_SPI_MOSI R61 *0.4 HOOK3 R62 *1K.4 +3V_S5



APS









HP Restricted Secret

Quanta Computer Inc.
PROJECT: HP-Hawaii


Size Custom Document Number SKL CPU XDP/APS Rev 1A
Date: Wednesday, March 09, 2016 Sheet 17 of 58









PANEL VCC CONTROL




BackLight Enable






LCDVCC Discharge Circuit



Touch Panel



CCD CONN










HP Restricted Secret

HDMI CONN


[3,5,11,12,13,14,16,17,18,19,20,21,24,25,29,30,34,35,43,46,51,52]
[21,23,26,27,30,32,46,47,51]

A diagram of a 2-to-1 multiplexer. It has two inputs on the left labeled $+3V$ and $+5V$. These inputs are connected to a central box representing the multiplexer. Two output lines extend from the right side of the box.

21










Layout note:Place close to HDMI Conn



HP Restricted Secret



Size Custom	Document Number HDMI	Rev 1A
Date:	Monday, February 15, 2016	Sheet 22 of 58




[illegible]

	1
--	---






HDD REDRIVER

C44,C45,C46,C47 CLOSE TO RE-DRIVER IC




EC-PV-01






ODD REDRIVER

C53,C57,C58,C59 CLOSE TO RE-DRIVER IC




EC-PV-01




HP Restricted Secret



PROJECT: HP-Hawaii	
Size Custom	Document Number SATA Re-driver
Date: Wednesday, January 27, 2016	Sheet 25 of 58

Mini Card WLAN/BT(Optional) PCIe M.2_power(S5)


ODD





HDD SATA signal for 3.5".



HDD SATA power for 3.5".



Card reader/Power button conn



HP Restricted Secret




Quanta Computer Inc.

PROJECT: HP-Hawaii


Size A	Document Number Card reader/PWR BTN CONN	Rev 1A
Date: Tuesday, March 08, 2016	Sheet 27 of 58	

USB 2.0




USD protection diodes for ESD.
as close as possible to USB connector pins.



USB 2.0/3.0 Combo



For ESD



For ESD



HP Restricted Secret

Quanta Computer Inc.
PROJECT: HP-Hawaii

Size: Custom
Document Number: USB2.0/USB3.0/Hole/EMI
Date: Tuesday, January 26, 2016
Sheet: 28 of 58

Rev: 1A

[5,21,23,27,32,39,40,41,43,45,46,47,48,52] +5V_S5

CLR_CMOS


Jumper	Pre-production	Production
BOOT_BLK_Recovery	X	X
BOOT_BLK_Enable	O	X

Jumper	Type
Pop CLR BIOS_DAT	
Pop CLR_PASSWD	
Pop BOOT_BLK_Recovery	
Pop BOOT_BLK_Enable	




ON Chip select:Default:iinsatall (PROTO only)
CONN MINI JUMPER 2P FS (P2.0,H5.0)

ROM recovery (for pre-production only)




LPC HEADER



CLR_PASSWD Default:install
CONN MINI JUMPER 2P FS (P2.0,H5.0)

TPM (1.2 or 2.0)





HP Restricted Secret





Quanta Computer Inc.
PROJECT: HP-Hawaii






Size	Document Number	Rev
Custom	Jumper/LPC Header	1A
Date:	Friday, December 18, 2015	Sheet 31 of 58

RF/EMI Suggestion



Holes





FBA_ODT_L FBA_CMD2 R43 DIS@10K/F 4

FBA_CKE_L FBA_CMD3 R40 DIS@10K/F 4

FBA_ODT_H FBA_CMD18 R39 DIS@10K/F 4

FBA_CKE_H FBA_CMD19 R41 DIS@10K/F 4

FBA_RST# FBA_CMD5 R37 DIS@10K/F 4

Mode D Command Mapping

[38]	FBA_CMD0	C27	FBA_CMD0
[38]	FBA_CMD1	E24	FBA_CMD1
[38]	FBA_CMD2	F24	FBA_CMD2
[38]	FBA_CMD3	D27	FBA_CMD3
[38]	FBA_CMD4	D26	FBA_CMD4
[38]	FBA_CMD5	F25	FBA_CMD5
[38]	FBA_CMD6	F26	FBA_CMD6
[38]	FBA_CMD7	F23	FBA_CMD7
[38]	FBA_CMD8	G22	FBA_CMD8
[38]	FBA_CMD9	G23	FBA_CMD9
[38]	FBA_CMD10	G24	FBA_CMD10
[38]	FBA_CMD11	F27	FBA_CMD11
[38]	FBA_CMD12	G25	FBA_CMD12
[38]	FBA_CMD13	G27	FBA_CMD13
[38]	FBA_CMD14	G26	FBA_CMD14
[38]	FBA_CMD15	M24	FBA_CMD15
[38]	FBA_CMD16	M23	FBA_CMD16
[38]	FBA_CMD17	K24	FBA_CMD17
[38]	FBA_CMD18	K23	FBA_CMD18
[38]	FBA_CMD19	M27	FBA_CMD19
[38]	FBA_CMD20	M26	FBA_CMD20
[38]	FBA_CMD21	M25	FBA_CMD21
[38]	FBA_CMD22	K26	FBA_CMD22
[38]	FBA_CMD23	K22	FBA_CMD23
[38]	FBA_CMD24	J23	FBA_CMD24
[38]	FBA_CMD25	J25	FBA_CMD25
[38]	FBA_CMD26	J24	FBA_CMD26
[38]	FBA_CMD27	K27	FBA_CMD27
[38]	FBA_CMD28	K25	FBA_CMD28
[38]	FBA_CMD29	J27	FBA_CMD29
[38]	FBA_CMD30	J26	FBA_CMD30
[38]	FBA_CMD31		

+1.5V_VGA R66 DIS@60.4 R22 FBA_DEBUG0

R63 DIS@60.4 R22 FBA_DEBUG1


[38] VMA_CLK0 D24 FBA_CLK0

[38] VMA_CLK0# D25 FBA_CLK0

[38] VMA_CLK1 N22 FBA_CLK1

[38] VMA_CLK1# M22 FBA_CLK1

FB_PLLAVDD = 55mA



FB_DLLAVDD = 15mA

2/14 FBA

FBA_D0 E18 VMA DQ0

FBA_D1 F18 VMA DQ1

FBA_D2 E16 VMA DQ2

FBA_D3 F17 VMA DQ3

FBA_D4 D20 VMA DQ4

FBA_D5 D21 VMA DQ5

FBA_D6 F20 VMA DQ6

FBA_D7 E21 VMA DQ7

FBA_D8 E15 VMA DQ8

FBA_D9 D15 VMA DQ9

FBA_D10 F15 VMA DQ10

FBA_D11 F13 VMA DQ11

FBA_D12 C13 VMA DQ12

FBA_D13 B13 VMA DQ13

FBA_D14 E13 VMA DQ14

FBA_D15 D13 VMA DQ15

FBA_D16 B15 VMA DQ16

FBA_D17 C16 VMA DQ17

FBA_D18 A13 VMA DQ18

FBA_D19 A15 VMA DQ19

FBA_D20 B18 VMA DQ20

FBA_D21 A18 VMA DQ21

FBA_D22 A19 VMA DQ22

FBA_D23 C19 VMA DQ23

FBA_D24 B24 VMA DQ24

FBA_D25 C23 VMA DQ25

FBA_D26 A25 VMA DQ26

FBA_D27 A24 VMA DQ27

FBA_D28 A21 VMA DQ28

FBA_D29 B21 VMA DQ29

FBA_D30 C20 VMA DQ30

FBA_D31 C21 VMA DQ31

FBA_D32 R22 VMA DQ32

FBA_D33 R24 VMA DQ33

FBA_D34 T22 VMA DQ34

FBA_D35 R23 VMA DQ35

FBA_D36 N25 VMA DQ36

FBA_D37 N26 VMA DQ37

FBA_D38 N23 VMA DQ38

FBA_D39 N24 VMA DQ39

FBA_D40 Y23 VMA DQ40

FBA_D41 V22 VMA DQ41

FBA_D42 T23 VMA DQ42

FBA_D43 U22 VMA DQ43

FBA_D44 Y24 VMA DQ44

FBA_D45 AA24 VMA DQ45

FBA_D46 Y22 VMA DQ46

FBA_D47 AA23 VMA DQ47

FBA_D48 AD27 VMA DQ48

FBA_D49 AB25 VMA DQ49

FBA_D50 AD26 VMA DQ50

FBA_D51 AC25 VMA DQ51

FBA_D52 AA27 VMA DQ52

FBA_D53 AA26 VMA DQ53

FBA_D54 W26 VMA DQ54

FBA_D55 Y25 VMA DQ55

FBA_D56 R26 VMA DQ56

FBA_D57 T25 VMA DQ57

FBA_D58 N27 VMA DQ58

FBA_D59 R27 VMA DQ59

FBA_D60 V26 VMA DQ60

FBA_D61 V27 VMA DQ61

FBA_D62 W27 VMA DQ62

FBA_D63 W25 VMA DQ63

FBA_DQM0 D19 VMA DM0

FBA_DQM1 D14 VMA DM1

FBA_DQM2 C17 VMA DM2

FBA_DQM3 C22 VMA DM3

FBA_DQM4 P24 VMA DM4

FBA_DQM5 W24 VMA DM5

FBA_DQM6 AA25 VMA DM6

FBA_DQM7 U25 VMA DM7

FBA_DQS_WP0 E19 VMA WDQS0

FBA_DQS_WP1 C15 VMA WDQS1

FBA_DQS_WP2 B16 VMA WDQS2

FBA_DQS_WP3 B22 VMA WDQS3

FBA_DQS_WP4 R25 VMA WDQS4

FBA_DQS_WP5 W23 VMA WDQS5

FBA_DQS_WP6 AB26 VMA WDQS6

FBA_DQS_WP7 T26 VMA WDQS7

FBA_DQS_RN0 F19 VMA RDQS0

FBA_DQS_RN1 C14 VMA RDQS1

FBA_DQS_RN2 A16 VMA RDQS2

FBA_DQS_RN3 A22 VMA RDQS3

FBA_DQS_RN4 P25 VMA RDQS4


FBA_DQS_RN5 W22 VMA RDQS5

FBA_DQS_RN6 AB27 VMA RDQS6

FBA_DQS_RN7 T27 VMA RDQS7

FB_VREF_PROBE D23 TP3

FBVDDQ + FBVDD = 3.116A



VMA_DQ[63:0] VMA_DQ[63:0] [38]

VMA_DM[7:0] [38]


VMA_WDQS[7:0] [38]

VMA_RDQS[7:0] [38]

[33,35,52] +1.05V_VGA


[38,52] +1.5V_VGA

[33,35,36,37,51,52] +3.3V_VGA



For support GC6 2.0

Remove GC6 1.0 for Nvidia suggest 11/27



HP Restricted Secret




Quanta Computer Inc.




PROJECT: HP-Hawaii

Size Custom Document Number N16V-GMR Memory

Date: Wednesday, March 09, 2016 Sheet 34 of 58

Rev 1A





	PU-VDD	PD	QCI P/N
4.99K	1000	0000	CS24992FB26
10K	1001	0001	CS31002FB26
15K	1010	0010	CS31502FB26
20K	1011	0011	CS32002FB26
24.9K	1100	0100	CS32492FB18
30.1K	1101	0101	CS33012FB18
34.8K	1110	0110	CS33482FB06
45.3K	1111	0111	CS34532FB18


```

ROM_SCLK = Stuff 4.99K pull down
ROM_S0   = Stuff 4.99K pull down
STRAP0   = Stuff 49.9K pull up
STRAP1   = NC
STRAP2   = NC
STRAP3   = NC
STRAP4   = NC
ROM_SI    = VRAM Configuration follow below table

```


GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor (GC6 1.0)
0	OUT	GC6_FB_EN	GC6 FB Enable (GC6 2.0)
5	OUT	+3V_MAIN_EN	Enable GC6 +3V_MAIN
6	OUT	FB_CLAMP_REQ#	Active low FB Clamp toggle request (GC6 1.0)
6	IN	DGPU_EVENT#	DGPU EVENT from CPU (GC6 2.0)
8	OUT	VGA_OVT#	ACTIVE LOW THERMAL OVER TEMP
9	OUT	ALERT	ACTIVE LOW THERMAL ALERT
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding

RAMCFG [3:0]	DESCRIPTION	1.5V DDR3	Vendor	Vendor PIN	ROM_SI	STN B/S	Configuration
	256Mx16						
0011	DDR3 256Mx16, 64bit, 4Gb,1000MHz		Micron	MT41J256M16LY-0916: N	PD 29K ohm	AKD596STL02	Single Rank or
1001	DDR3 256Mx16, 64bit, 4Gb,1000MHz		HYNIX	H5TCA463CFR-N0C	PD 30.1K ohm	AKD5P2DTW03	Single Rank stuffing
1000	DDR3 256Mx16, 64bit, 4Gb,1000MHz		Samsung	K4W461646E-BC1A	PD 24.9K ohm	AKD5PGDT502	for Dual Rank




HP Restricted Secret

 Quanta Computer Inc. PROJECT: HP-Hawaii			
Size Custom	Document Number N16V-GMR Power/GND	Rev 1	
Date:	Wednesday, March 09, 2016	Sheet	37 of 58



CHANNEL A: 2048MB DDR3X16



HP Restricted Secret


Quanta Computer Inc.
PROJECT: HP-Hawaii

Size Custom Document Number
N16V-GMR DDR3 VRAM
Date: Wednesday, March 09, 2016 Sheet 38 of 58 Rev 1A



MOSFET	Package	ID (Ta=25°C)	Rds_on_max
TPCC8067-H	DFN3x3	9A	26m
TPCC8062-H	DFN3x3	27A	7.1m

EN0	ENC	REF	VREG3	VREG5	SMPS1	SMPS2
LOW	LOW	OFF	OFF	OFF	OFF	OFF
> 2.4V	LOW	ON	ON	ON	OFF	OFF
> 2.4V	> 2.4V	ON	ON	ON	ON	ON




HP Restricted Secret



Quanta Computer Inc.


PROJECT: HP-Hawaii

Size B	Document Number +1V_S5	Rev 1
Date:	Wednesday, March 09, 2016	Sheet 41 of 58



HP Restricted Secret

		
Quanta Computer Inc.		
PROJECT: HP-Hawaii		
Size B	Document Number	Rev 1A
	+1.8V_S5	
Date:	Wednesday, March 09, 2016	Sheet 42 of 58





HP Restricted Secret

Quanta Computer Inc.
PROJECT: HP-Hawaii

Size	Document Number	Rev
Custom	CPU VR	1A

Date: Wednesday, March 09, 2016 Sheet 43 of 58



HP Restricted Secret



Quanta Computer Inc.


PROJECT: HP-Hawaii

Size B	Document Number	Rev 1A
	CPU +VCC_CORE/+VCCGT	
Date: Wednesday, March 09, 2016	Sheet 44 of 58	

VCCSA

[30,32,39,40,41,43,44,46,47,48,49,50,51,52]
[5,21,23,27,28,32,39,40,41,43,46,47,48,52]
[7,43]





+VIN
+5V_S5
+VCCSA



HP Restricted Secret

 Quanta Computer Inc. PROJECT: HP-Hawaii		
Size Custom	Document Number CPU +VCCSA	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 45 of 58	

0.03A
Pd: 0.01W
Rdson:18m ohm




HP Restricted Secret



**Quanta Computer Inc.**

PROJECT: HP-Hawaii

Size Custom	Document Number Load Switch	Rev 1/
Date:	Monday, March 21, 2016	Sheet 46 of 58



CONFIDENTIAL



HP Restricted Secret



Quanta Computer Inc.
PROJECT: HP-Hawaii

Size B	Document Number Discharge	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 48 of 58	




PROJECT: HP-Hawaii

Size B	Document Number +12V	Rev 1
Date:	Wednesday, March 09, 2016	Sheet 49 of 58

VLED
Imax= 0.34A
OCP=6 A
Frequency=300kHz
Ripple=14.1mV
Delta IL = 1.5 A

P3P4
*POWER_SHRT
1
2xLED
EC-SI-P01



PANEL_SIZE Table

PANEL_Size[1:0]	Size
00	19.5"/9.53"
01	21.5"
10	23.6"/23.8"
11	Reserve

19.45" /19.53" PANEL_ID Table

PANEL_ID[3:0]	Panel model
1111	No Connect
1110	INX M200HJJ-L20 FHD
1101	AUD M195RTN01.0 HD+
1100	LGD LM195WD1-TLA1 HD+
1010	Reserve



21.5" PANEL_ID Table

PANEL_ID[3:0]	Panel model
1111	No Connect
1110	INX M215HJK-L3B FHD eDP
1101	SDC LTM215HL01 FHD
1100	LGD LM215WF3-SLN1 FHD
1011	Reserve

23.6" /23.8" PANEL_ID Table

PANEL_ID[3:0]	Panel model
1111	No Connect
1110	INX M236HJK-L5B FHD eDP
1101	AUD M236HAN01.0 FHD
1100	LGD LM236WF1-SLE1 FHD
1011	SDC LTM236HL02 FHD
1010	Reserve

Panel_ID[3:0] = 1111 & Panel_Size[1:0] = 11 is reserved for cabling detection by "No connection".



HP Restricted Secret

Quanta Computer Inc.

PROJECT: HP-Hawaii


Doc Custom

Document Number OZ554

Date: Thursday, March 17, 2016


Sheet 50 of 68


Rev 1A




VGA POWER

51






HP Restricted Secret




CPU
Skylake-U

EC
IT8987



HP Restricted Secret



N91 EE Schematic DB to SI Change List

EC#	Page	Description	Part Affected
EC-SI-01	17,18	Unstuff C205/C213 for DDR4 Issue	C205,C213
EC-SI-02	21	Change HDMI HPD signal from low active to high active	Q38,R638,R639
EC-SI-03	21	Modify Q37 MOSFET gate power source from +5V to +3V	Q37
EC-SI-04	28	Swap EC GPIO for reserving 2nd fan control	
EC-SI-05	22	Separate L/R channels for speaker connector	CN26,CN27
EC-SI-06	20	Add ESD protection for CCD	
EC-SI-07	29	Reserve 2nd FAN	
EC-SI-08	49	Reserve 100pF for CN15 (EMI suggestion)	
EC-SI-09	31	Add 2 GND pad for EMI	
EC-SI-10	25	Change ODD connector	CN21
EC-SI-11	26	Change connector of card reader daughter board	CN24
EC-SI-12	13,34	Change load cap for 32.768K/24M/27M due to vendor suggest	
EC-SI-13	All	Stuff EMC/ESD/RF materials	
EC-SI-14	35	Unstuff R437 for correct PSI setting	R437
EC-SI-15	22	Change AL7/AL8/AL9/AL11 as 0ohm from Realtek suggest	AL7,AL8,AL9,AL11

N91 EE Schematic SI to PV Change List

EC#	Page	Description	Part Affected
EC-PV-01	All	Change 0ohm resistor to be short pad	
EC-PV-02	27	Remove reserved CMC of USB3.0	L28,L29,L30,L33

HP Restricted Secret

Size C	 Quanta Computer Inc.		Rev 1A
	PROJECT: HP-Hawaii		
	DB to SI Change List		
Date: Thursday, January 28, 2016	Sheet	57 of 58	

N91 Power Schematic DB to SI Change List

EC#	Page	Description	Part Affected
EC-SI-P01	38~51	Change default open to default short	PJP1~PJP22
EC-SI-P02	48,49,51	Downsize components	PR283, PR285, PC12, PC28, PC184, PC185, PC174, PL3
EC-SI-P03	50, 51	Correct connection	
EC-SI-P04	38,40,42,50	Fine tune OCP function	PR134, PR135, PR101, PR21, PR70
EC-SI-P05	50	Change choke for transient	PL15
EC-SI-P06	40,51	Fine tune offset voltage	PR97, PR186
EC-SI-P07	38, 50	Change components for ripple voltage	PL21, PC72
EC-SI-P08	38,39	Add components for PG function	PR137, PR122
EC-SI-P09	39,40,45~47,50,51	Change components for common part using	PU6, PQ10, PQ13, PQ14, PQ49, PQ50, PR408~PR412, PR254, PR252, PQ4, PQ5, PQ26, PR172
EC-SI-P10	50	Fine tune soft start	PR76, PC243
EC-SI-P11	43	Add components for Efficiency	PQ19, PQ23
EC-SI-P12	42	Fine tune DVID setting	PR210, PR22
EC-SI-P13	42	Fine tune lout function	PR205, PR209, PC54, PC204
EC-SI-P14	42	Fine tune compensation	PR31, PC205

N91 EE Schematic SI to PV Change List

EC#	Page	Description	Part Affected
EC-PV-P01	All	Change 0ohm resistor to short pad	
EC-PV-P02	42	Fine tune +VCCGT load line	PR14
EC-PV-P03	42	Fine tune +VCCGT lout function	PR195
EC-PV-P04	42	Fine tune Vcore OCP	PR208
EC-PV-P05	42	Fine tune Vcore lout function	PR209
EC-PV-P06	42	Fine tune Vcore Loadline	PR212, PR214

HP Restricted Secret