



ZYL (17")

Intel Bay Trail-M Platform Block Diagram

PCB 6L STACK UP

LAYER 1 : TOP
 LAYER 2 : SVCC
 LAYER 3 : IN1(High)
 LAYER 4 : IN2(Low)
 LAYER 5 : SGND
 LAYER 6 : BOT






U29B		
AY45	DRAM1_MA_00	DRAM1_DQ_00
BB40	DRAM1_MA_11	DRAM1_DQ_11
AW40	DRAM1_MA_22	DRAM1_DQ_22
BB40	DRAM1_MA_33	DRAM1_DQ_33
BB50	DRAM1_MA_44	DRAM1_DQ_44
BC35	DRAM1_MA_55	DRAM1_DQ_55
BB40	DRAM1_MA_66	DRAM1_DQ_66
BF50	DRAM1_MA_77	DRAM1_DQ_77
BC50	DRAM1_MA_88	DRAM1_DQ_88
BE50	DRAM1_MA_99	DRAM1_DQ_99
AY40	DRAM1_MA_1010	DRAM1_DQ_1010
BE00	DRAM1_MA_1111	DRAM1_DQ_1111
BD40	DRAM1_MA_1212	DRAM1_DQ_1212
BAG0	DRAM1_MA_1313	DRAM1_DQ_1313
BH40	DRAM1_MA_1414	DRAM1_DQ_1414
BH50	DRAM1_MA_1515	DRAM1_DQ_1515
BD38	DRAM1_DM_00	DRAM1_DQ_1616
BH30	DRAM1_DM_11	DRAM1_DQ_1717
BC30	DRAM1_DM_22	DRAM1_DQ_1818
BH40	DRAM1_DM_33	DRAM1_DQ_1919
AT00	DRAM1_DM_44	DRAM1_DQ_2020
AM42	DRAM1_DM_55	DRAM1_DQ_2121
AK30	DRAM1_DM_66	DRAM1_DQ_2222
AK30	DRAM1_DM_77	DRAM1_DQ_2323
AV45	DRAM1_RAS	DRAM1_DQ_2424
AV40	DRAM1_CAS	DRAM1_DQ_2525
BB40	DRAM1_WE	DRAM1_DQ_2626
AY40	DRAM1_BS_00	DRAM1_DQ_2727
AV40	DRAM1_BS_11	DRAM1_DQ_2828
BF50	DRAM1_BS_22	DRAM1_DQ_2929
AT44	DRAM1_CS_0	DRAM1_DQ_3030
AT45	DRAM1_CS_2	DRAM1_DQ_3131
BG47	DRAM1_CKE_00	DRAM1_DQ_3232
BE40	RESERVED_BE46	DRAM1_DQ_3333
BD40	DRAM1_CKE_22	DRAM1_DQ_3434
BF40	RESERVED_BF48	DRAM1_DQ_3535
AP40	DRAM1_ODT_0	DRAM1_DQ_3636
AT42	DRAM1_ODT_2	DRAM1_DQ_3737
AV50	DRAM1_CKP_0	DRAM1_DQ_3838
AV40	DRAM1_CKN_0	DRAM1_DQ_3939
AT50	DRAM1_CKP_2	DRAM1_DQ_4040
AT40	DRAM1_CKN_2	DRAM1_DQ_4141
AT41	DRAM1_DRAMRST	DRAM1_DQ_4242
DRAM1_DQSP_00		DRAM1_DQ_4343
DRAM1_DQSN_00		DRAM1_DQ_4444
DRAM1_DQSP_11		DRAM1_DQ_4545
DRAM1_DQSN_11		DRAM1_DQ_4646
DRAM1_DQSP_22		DRAM1_DQ_4747
DRAM1_DQSN_22		DRAM1_DQ_4848
DRAM1_DQSP_33		DRAM1_DQ_4949
DRAM1_DQSN_33		DRAM1_DQ_5050
DRAM1_DQSP_44		DRAM1_DQ_5151
DRAM1_DQSN_44		DRAM1_DQ_5252
DRAM1_DQSP_55		DRAM1_DQ_5353
DRAM1_DQSN_55		DRAM1_DQ_5454
DRAM1_DQSP_66		DRAM1_DQ_5555
DRAM1_DQSN_66		DRAM1_DQ_5656
DRAM1_DQSP_77		DRAM1_DQ_5757
DRAM1_DQSN_77		DRAM1_DQ_5858
		DRAM1_DQ_5959
		DRAM1_DQ_6060
		DRAM1_DQ_6161
		DRAM1_DQ_6262
		DRAM1_DQ_6363
		BF40
		BD40
		BC35
		BH34
		BA38
		BY38
		BH44
		BG43
		BH53
		AV52
		AP42
		AP44
		AK47
		AK48
		AK52
		AK51
		AK51

2 OF 13


VLV_M_D/BGA
REV = 1.15




Quanta Computer Inc.
PROJECT : ZYL/ZYLA

Size	Document Number	Rev
	Valley 3/9 (Display)	1A

Date: Thursday, July 10, 2014 Sheet 4 of 44





+1.8V_S5 [6,9,12,21,37]
+1.8V [4,5,6,9,12,19,20,21,27,28,37]
+3V [4,5,9,11,12,13,17,19,20,22,24,25,26,27,28,35,37,39,40]






Port 1 is debug port

USB3.0




USB 2.0 HUB

Bluetooth


CAMERA




6 OF 13



Top Swap (A16 Override)
0 = Top address bit is unchanged
1 = Top address bit is inverted



Un-Stuff for Test Only





I2C pull up:
Standard/ Fast Mode --> 560 ohm
High speed mode --> CLK- 560 ohm;
DATA- 910 ohm





Quanta Computer Inc.
PROJECT : ZYL/ZYLA

Size Document Number Rev 1A
Valley 6/9 (USB/LPC/I2C)


Date: Thursday, July 10, 2014 Sheet 7 of 44













Address A0H








+1.8V [4,5,6,7,9,19,20,21,27,28,37]
 +3V_S5 [2,9,19,21,24,27,28,34,35,37,39,40]
 +3V [4,5,7,9,11,13,17,19,20,22,24,25,26,27,28,35,37,39,40]
 +1.8V_S5 [6,7,9,21,37]
 +1.8VPCU [19,32,37]




Check Q51 / Q52 Gate Power to +3V Power rail.
 Check which GPIO(+1.8V_S0)










N15V-GM no support GC6 function.

For Fermi





+3V_GFX [13,16,40]
 +3V_MAIN [13,16]
 +3V [4,5,7,9,11,12,13,19,20,22,24,25,26,27,28,35,37,39,40]



Quanta Computer Inc.

PROJECT : ZYL/ZYLA


Size	Document Number	Rev
	DGPU 5/5 (Power/Ground)	1A

Date: Thursday, July 10, 2014 Sheet 17 of 44

CHANNEL A: 2048MiB DDR3X16

EC 985LB1(KBC)
1.8V interface

1.8V p/n: AJ00900F02
Discription: IC CONTROLLER(128P)NPCE985LB1DX(LQFP)





SM BUS ARRANGEMENT TABLE




SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	GPU

985LB1 Pin88


20130606 Colay with 985L



SM BUS PU(KBC)






HWPG(KBC)






20140421:
Change to HWPG 1.5V

<20130722>Change power from +3V to +3V_S5 for power sequence issue






HDMI Conn.





HDMI-Level shift (HDM)

Close to HDMI connector








HDMI-detect (HDM)





TOUCHPAD BOARD CONN (TPD) I2C/PS2 co-lay


21




KEYBOARD (KBC)




SATA ODD Connector



CPU FAN CTRL(THM)



CPU Thermal sensor(THS) / MB Local TEMP




Main:AL001412003
2nd:AL000431014


EMC1412-1-ACZL-TR(98h)
TMP431ADGKR(98h)

HALL IC (HSR)

1st source : EOD
2nd source : AL008251000 -- YBT
3rd source : AL009132001
4th source : AL009249000






Power Switch. (FSW)




SATA HDD1

HDD1




USB HUB



24




USB 2.0 CONNECTOR X2




USB 3.0 Connector



Card Reader+ LED/B Connector




Codec(ADO)




Group 4: no circuit ADC

PIN1, PIN4, PIN3, PIN6 are ANALOG




26

Analog-MIC




Power (ADO)




Demodulation Filter

HEADPHONE/MIC/LINE combo (AMP)




Codec PWR 5V(ADO)




Codec PWR 1.5V(ADO)




Internal Speaker



Mute(ADO)





Level shift





+3V [4,5,7,9,11,12,13,17,19,20,22,24,25,26,28,35,37,39,40]
 +1.8V [4,5,6,7,9,12,19,20,21,28,37]
 +3V_SS [2,9,12,19,21,24,28,34,35,37,39,40]

LANVCC




Consider VCC33 may be connected to Main Power or chipselect/bios's GPO, the pull-down resistor R14 can be NC only when Main Power or chipselect/bios's GPO can ensure to drive the ISOLATEB pin to a voltage level < 0.8V at the system state S1-S5.



If the ISOLATEB pin can not be well-controlled to a voltage level < 0.8V at S1-S5, the pull-down resistor R14 is needed to make sure the LAN chip is well isolated.




For RTL8111GS
 * Place 0.1uF/4.7uF CAP close to each VDD33 pin-- 11, 32



Remove For Not Using SWR mode
 close to Pin23.




For RTL8111G(S)
 * Place 0.1uF CAP close to each VDD10 pin-- 3, 8, 22, 30



For RTL8111G(S)
 * Place 1uF CAP close to each VDD10 pin-- 22 (reserve)


Transformer







Layout: All termination signal should have 30 mil trace

RJ45 Connector


Need Check P/N and F/P









GPU nuts






Mini card nuts



CPU nuts




reserve for ESD




Quanta Computer Inc.
PROJECT : ZYL/ZYLA

Size	Document Number	Rev
	USB BOARD CONN	1A
Date:	Thursday, July 10, 2014	Sheet 29 of 44



[12,19,37] +1.8VPCU
 [6,8,19,21,22,25,26,30,31,37,39,40] +3VPCU

+1.8V Volt +/- 5%
Countinue current:0.08A
Peak current:0.11A
OCP minimum:A



removed PR161 and PR165

$$V0 = 0.6 * (R1 + R2) / R2$$



Quanta Computer Inc.
PROJECT : ZHJ


Size	Document Number	Rev
	+1.8VPCU	1A

Date: Thursday, July 10, 2014 Sheet 32 of 44



[9,37]
[24,25,31,34,35,36,37,39]
[2,9,12,19,21,24,27,28,34,35,37,39,40]

+1.0V_S5
+5V_S5
+3V_S5

+1.0V Volt +/- 5%
Countinue current:2.4A
Peak current:3.2A
OCP minimum:A





[2,9,12,19,21,24,27,28,35,37,39,40]	+3V_S5	
[5,9]	+1.05V	
[9,22,23,26]	+1.5V	




Quanta Computer Inc.
PROJECT : ZHJ

Size	Document Number	Rev
	+1.05V/1.5V	1A
Date:	Thursday, July 10, 2014	Sheet 34 of 44








Note placement position

20140702 Change PR135 from 1.5K/F_4 to 1.91K/F_4 for thermal request

For EC control thermal protection (output 3.3V)



N15V-GM




Component	Value	Config D
R1	27K	
R2	7.5K	
R3	0	
R4	6.2K	
R5	1.74K	
C	5.6nF	

N15V-GM

+VGPU_CORE
 Countinue current:33.5A
 Peak current:51.5A
 OCP:75A
 FSW:300KHz
 L/L=0mV/A



Quanta Computer Inc.
PROJECT : ZQ0








Table 37. SoC Sx-States to SLP_S*#


State	S0	S3	S4	S5	Reset w/o Power Cycle	Reset w/ Power Cycle
CPU Executing	In C0	OFF	OFF	OFF	No	OFF
PMC_SLP_S3#	HIGH	LOW	LOW	LOW	HIGH	LOW
PMC_SLP_S4#	HIGH	HIGH	LOW	LOW	HIGH	LOW
S0 Power Rails	ON	OFF	OFF	OFF	ON	OFF
PMC_PLTRST#	HIGH	LOW	LOW	LOW	LOW	LOW
PMC_SUS_STAT#	HIGH	LOW	LOW	LOW	HIGH	LOW
PCIe Links	L0, L1	L3	L3	L3	L3 Ready	L3


NOTES: The processor treats S4 and S5 requests the same. The processor does not have PMC_SLP_S5#. PMC_SUS_STAT# is required to drive low (asserted) even if core well is left on because PMC_SUS_STAT# also warns of upcoming reset.

VGA power up sequence



VGA Reset





Model	Date	CHANGE LIST
ZYL REV:A		1. FIRST RELEASED
		Check CPU of P/N. Change VRAM of P/N. Check PJ6 for UMA or Dis- GVA.
		VGA Chip (Buy and Sell) AJ0N15V0T07 VR4GbIII9: HYNIX Graphic DDRIII 900 4Gb H5TC4G63AFR-11C AKD5P6WTW13 (B/S) MICRON Graphic DDRIII 900 4Gb MT41J256M16HA-093G:E AKD5P2STL05 (B/S) SAMSUNG Graphic DDRIII 900 4Gb K4W4G1646D-BC1A AKD5P6WT504 (B/S) CPU (Buy and Sell) Intel BayTrail M cpu n3530 VGA Chip (Buy and Sell) AJ0N15V0T07 VRAM (Buy and Sell) VR2GbIII9 HYNIX Graphic DDRIII 900 2Gb H5TC2G63FFR-11C AKD5M2DTW04 ; AKD5M2DTW05 (B/S) MICRON Graphic DDRIII 900 2Gb MT41J128M16JT-093G:X AKD5MGSTL15 ; AKD5MGSTL25 (B/S) SAMSUNG Graphic DDRIII 900 2Gb K4W2G1646Q-BC1A AKD5MGSTL11 ; AKD5MGSTL13 (B/S)
ZYL REV:B	5/27	1.PAGE.22 , modify SW10 pin3 connect to pin1 ,pin2 connect to pin4&pin5&pin6 2.PAGE.24 , modify CN16 & CN18 footprint from "USB-TARA4-9B1323-9P-SMT" to "UB2-UARDM-4K1926-4P-R"
	5/28	1.PAGE.25 , SWAP CN23 USB_CAR_N & USB_CAR_P
	5/29	1.PAGE.40 , Change PR125 from 10K to 26.7K due to 1.05V_GFX output is incorrect
	6/6	1.PAGE.6 , Change C458 ` C453 from 10P/50V to 12P/50V 2.PAGE.40 , Add PR239 to modify +1.5V_GFX PG sequence
	6/9	1.PAGE.29 , change hole 18 ` hole20 ` hole28 footprint from "HG-C315D110P2" to "H-C315D110P2" 2.PAGE.19 , Add D37 D38 C521 3.PAGE.20 , change R66 R67 R69 R70 R71 R73 R74 R76 from 620ohm to 619 ohm 4.PAGE.29 , Change C430 from "CH22206K917" to "CH22206J911" 5.PAGE.22 , Change C464 C466 C468 C469 from "0.01u/16V_4" to "0.01u/25V_4"
	6/10	1.PAGE.29 , reserve & mount C522 C523 C524 for ESD 2.PAGE.40 , Change PL9 from 3.3uH to 2.2uH for modified 1.5V_GFX efficiency.
	6/11	1.PAGE.24 , delete R465 R468 R522 R530 & mount L28,L31 for EMI
	6/13	1.PAGE.7 , PAGE.26,PAGE.28 , unmount R427,C310,R452,R453 2.PAGE.19 , mount D16 and change value form 14V/38V to 5V/30V 3.PAGE.26 , mount C338,C339,C340,C341 for EMI
ZYL REV:C	6/25	1.PAGE.6 , Change G9 ` G10 footprint from "SOLDERJUMPER-2" to "RC0603-C" 2.PAGE.26 , Change R311 ` R324 ` R565 ` R562 ` R550 ` R566 ` L23 ` R13 from "0ohm" to "shortpad"
	6/27	1.PAGE.7 & 28 , Unmount R411 & Delete R147,R148,R149 2.PAGE.9 , Delete R180 for CPU +1.0V voltage
	7/1	1.PAGE.24 & 25 , Change C279,C224,C414 from 100u/6.3V_3216 to 100U/6.3V_3528
	7/2	1.PAGE.38 , Change PR135 from 1.5K/F_4 to 1.91K/F_4 for thermal request
	7/9	1.PAGE.40 , Change PR9 from 54.9K to 64.9K for EMI request and +1.5V_GFX will Change to 1.35V_GFX