

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE

6

0002265654

ENGINEERING RELEASED

2013-08-22

SCHEM, MLB_KEPLER, J45G

8/22/2013 DVT

Page

(.csa)

Contents

Sync

Date

1

MASTER

Table of Contents

07/31/2012

2

J15_REFERENCE

BOM Configuration

07/31/2012

3

J15_REFERENCE

BOM Configuration

05/03/2013

4

CLEAN_345

PD Parts

04/26/2013

5

CLEAN_345

CPU DMI/PEG/FDI/RSVD

04/26/2013

6

CLEAN_345

CPU Clock/Misc/JTAG/CFG

04/26/2013

7

CLEAN_345

CPU DDR3 Interfaces

04/26/2013

8

CLEAN_345

CPU Power

04/26/2013

9

CLEAN_345

CPU Ground

05/02/2013

10

CLEAN_315

CPU Decoupling

04/26/2013

11

CLEAN_345

PCH RTC/HDA/JTAG/SATA/CLK

04/26/2013

12

CLEAN_345

PCH DMI/FDI/PM/GFX/PCI

04/26/2013

13

CLEAN_345

PCH PCI-E/USB

04/26/2013

14

CLEAN_345

PCH GPIO/MISC/NCTF

04/26/2013

15

CLEAN_345

PCH Power

04/26/2013

16

CLEAN_345

PCH Grounds

04/26/2013

17

CLEAN_345

PCH DECOUPLING

04/26/2013

18

CLEAN_345

CPU & PCH XDP

04/26/2013

19

CLEAN_345

Chipset Support

04/26/2013

20

CLEAN_345

Project Chipset Support

04/26/2013

21

CLEAN_345

CPU Memory S3 Support

04/26/2013

22

CLEAN_345

DDR3 VREF MARGINING

04/26/2013

23

CLEAN_345

DDR3 SDRAM Bank A (1 OF 2)

04/26/2013

24

CLEAN_345

DDR3 SDRAM Bank A (2 OF 2)

04/26/2013

25

CLEAN_345

DDR3 SDRAM Bank B (1 OF 2)

04/26/2013

26

CLEAN_345

DDR3 SDRAM Bank B (2 OF 2)

04/26/2013

27

CLEAN_345

DDR3 Termination

04/26/2013

28

CLEAN_345

Thunderbolt Host (1 of 2)

04/26/2013

29

CLEAN_345

Thunderbolt Host (2 of 2)

04/26/2013

30

CLEAN_345

Thunderbolt Mobile Support

04/26/2013

31

CLEAN_345

Thunderbolt Connector A

04/26/2013

32

CLEAN_345

Thunderbolt Connector B

04/26/2013

33

CLEAN_345

X29C CONNECTOR

04/26/2013

34

CLEAN_345

SSD Connector

04/26/2013

35

CLEAN_345

Camera 1 of 2

04/26/2013

36

CLEAN_345

Camera 2 of 2

04/26/2013

37

CLEAN_345

USB 3.0 CONNECTORS

04/26/2013

38

CLEAN_345

KEYBOARD/TRACKPAD (1 OF 2)

04/26/2013

39

CLEAN_345

KEYBOARD/TRACKPAD (2 OF 2)

04/26/2013

40

CLEAN_345

SMC

04/26/2013

41

CLEAN_345

SMC Shared Support

04/26/2013

42

CLEAN_345

SMC Project Support

04/26/2013

43

CLEAN_345

SMBus Connections

04/26/2013

44

CLEAN_345

High Side Voltage and Current Sensing

04/26/2013

45

CLEAN_345

Load Side Voltage and Current Sensing

04/26/2013

46

CLEAN_345

Debug Sensors

Page

(.csa)

Contents

Sync

Date

47

CLEAN_345

Thermal Sensors

06/23/2013

48

CLEAN_345

Fan Connectors

04/26/2013

49

CLEAN_345

SPI ROM / LPC+SPI Conn.

04/26/2013

50

CLEAN_345

AUDIO:CODEC, ANALOG

04/26/2013

51

CLEAN_345

AUDIO:CODEC, DIGITAL

04/26/2013

52

CLEAN_345

AUDIO: SPEAKER AMP

04/26/2013

53

CLEAN_345

AUDIO: JACK

04/26/2013

54

CLEAN_345

AUDIO: JACK TRANSLATORS

04/26/2013

55

CLEAN_345

DC-In & Battery Connectors

04/26/2013

56

CLEAN_345

PBus Supply & Battery Charger

04/26/2013

57

CLEAN_345

CPU VR12.5 VCC Regulator IC

04/26/2013

58

CLEAN_345

CPU VR12.5 VCC Power Stage

04/26/2013

59

CLEAN_345

1.35V DDR3L SUPPLY

04/26/2013

60

CLEAN_345

5V / 3.3V Power Supply

04/26/2013

61

CLEAN_345

1V05V POWER SUPPLY

04/26/2013

62

CLEAN_345

LCD/KBD Backlight Driver

04/26/2013

63

CLEAN_345

Misc Power Supplies

04/26/2013

64

CLEAN_345

Power FETs

06/23/2013

65

CLEAN_345

Power Control 1/ENABLE

01/13/2012

66

D2_KEPLER

Power Sequencing EG/PCH S0

04/26/2013

67

CLEAN_345

eDP Display Connector

07/31/2012

68

D2_MLB

KEPLER PCI-E

07/31/2012

69

D2_MLB

KEPLER CORE/FB POWER

07/31/2012

70

D2_MLB

KEPLER FRAME BUFFER I/F

07/31/2012

71

D2_MLB

1V05 GPU / 1V35 FB POWER SUPPLY

07/31/2012

72

D2_MLB

GDDR5 Frame Buffer A

07/31/2012

73

D2_MLB

GDDR5 Frame Buffer B

07/31/2012

74

D2_MLB

KEPLER EDP/DP/GPIO

07/31/2012

75

D2_MLB

KEPLER GPIOs,CLK & STRAPS

07/31/2012

76

D2_MLB

KEPLER PEX PWR/GNDS

07/31/2012

77

D2_MLB

GFX IMVP VCore Regulator

04/26/2013

78

CLEAN_345

RIO Connectors

07/31/2012

79

D2_MLB

eDP Mux

08/14/2012

80

CLEAN_D2

eDP Muxed Graphics Support

04/26/2013

81

CLEAN_345

Power Aliases

04/26/2013

82

CLEAN_345

Signal Aliases

04/26/2013

83

CLEAN_345

Functional Test Points

04/26/2013

84

CLEAN_345

NC & No Test

04/26/2013

85

CLEAN_345

PCB Rule Definitions

04/26/2013

86

CLEAN_345

CPU Constraints

04/26/2013

87

CLEAN_345

PCH Constraints 1

04/26/2013

88

CLEAN_345

PCH Constraints 2

04/26/2013

89

CLEAN_345

Memory Constraints

04/26/2013

90

CLEAN_345

Thunderbolt Constraints

04/26/2013

91

CLEAN_345

Camera Constraints

04/26/2013

92

CLEAN_345

SMC Constraints

04/26/2013

93

CLEAN_345

Project Specific Constraints

09/02/2012

94

SIDLE_315

GPU (Kepler) Constraints

SCHEMATIC / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0675	1	SCHEM, MLB_KEPLER, J45G	SCH	CRITICAL	
820-3787	1	PCBF, MLB_KEPLER, J45G	PCB	CRITICAL	

DRAWING

TITLE=MLB
ABBREV=ABBREV
LAST_MODIFIED=Thu Aug 22 12:19:14 2013

DRAWING TITLE

SCHEM, MLB, KEPLER, J45G

Apple Inc.

051-0675

6.0.0

dvt

1 OF 119

1 OF 94

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0177	COMMON PARTS, MLB, KEPLER, J45	J45G_COMMON
985-0181	DEV, MLB, KEPLER, J45	J45G_DEVEL : DVT
639-5245	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600_S, FB_2G_HYNIX_A_DIE
639-5246	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600_S, FB_2G_ELPIIDA
639-5247	PCBA, MLB, KEPLER, CRW_BSET, 8G-MIC, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600_S, FB_2G_HYNIX_A_DIE
639-5248	PCBA, MLB, KEPLER, CRW_BEST, 8G-MIC, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600_S, FB_2G_ELPIIDA
639-5249	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIIDA_1600_S, FB_2G_HYNIX_A_DIE
639-5250	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIIDA_1600_S, FB_2G_ELPIIDA
639-5251	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600, FB_2G_HYNIX_A_DIE
639-5252	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600, FB_2G_ELPIIDA
639-5253	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600, FB_2G_HYNIX_A_DIE
639-5254	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600, FB_2G_ELPIIDA
639-5255	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIIDA_1600, FB_2G_HYNIX_A_DIE
639-5256	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIIDA_1600, FB_2G_ELPIIDA
639-5257	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600, S, FB_2G_HYNIX_A_DIE
639-5258	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600_S, FB_2G_ELPIIDA
639-5259	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600_S, FB_2G_HYNIX_A_DIE
639-5260	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600_S, FB_2G_ELPIIDA
639-5261	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIIDA_1600_S, FB_2G_HYNIX_A_DIE
639-5262	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIIDA_1600_S, FB_2G_ELPIIDA
639-5263	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600, FB_2G_HYNIX_A_DIE
639-5264	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600, FB_2G_ELPIIDA
639-5265	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600, FB_2G_HYNIX_A_DIE
639-5266	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600, FB_2G_ELPIIDA
639-5267	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-HYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIIDA_1600, FB_2G_HYNIX_A_DIE
639-5268	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-ELP, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIIDA_1600, FB_2G_ELPIIDA
639-5478	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600_S, FB_4G_HYNIX
639-5479	PCBA, MLB, KEPLER, CRW_BEST, 8G-MIC, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600_S, FB_4G_HYNIX
639-5480	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIIDA_1600_S, FB_4G_HYNIX
639-5481	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_HYNIX_1600, FB_4G_HYNIX
639-5482	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_MICRON_1600, FB_4G_HYNIX
639-5483	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: BEST, RAM: 4Gb_ELPIIDA_1600, FB_4G_HYNIX
639-5484	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600_S, FB_4G_HYNIX
639-5485	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600_S, FB_4G_HYNIX
639-5486	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIIDA_1600_S, FB_4G_HYNIX
639-5487	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_HYNIX_1600, FB_4G_HYNIX
639-5488	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_MICRON_1600, FB_4G_HYNIX
639-5489	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-4GHYN, J45G	BASE_BOM, DEVEL_BOM, CPU_CRW: CTO, RAM: 4Gb_ELPIIDA_1600, FB_4G_HYNIX

J45G BOM Groups

BOM GROUP	BOM OPTIONS
J45G_COMMON	ALTERNATE, COMMON, J45G_COMMON1, J45G_COMMON2, J45G_PROGPARTS, GFX_BM, ACAPS:A2
J45G_COMMON1	CPUMEM:S0, TBTHV:P15V, SKIP_5V3V3:AUDIBLE, CHGR_5V:LDO, CPUPEG:X8X8, S2_PWR:S0
J45G_COMMON2	EDP:YES, LPCPLUS_CONN:YES, LPCPLUS_R:YES, XDP, RIO_PWR:1V5, SPI:DUAL_IO, SSD_PWR_EN:GPIO, CAM_WAKE:NO
J45G_PVT	BKLT:PROD, SENSOR_NONPROD:N
J45G_PROGPARTS	SMC_PROG:PROTO4, BOOTROM_PROG:PROTO4, TBTRM:PROG, TPAD_PSOC:PROG, GFX_PROGPARTS
GFX_PROGPARTS	DPMUXMCU:PROG
J45G_DEVEL:ENG	ALTERNATE, XDP_DEBUG, S0PGOOD_ISL, DDRVREF_DAC, SENSOR_NONPROD:Y, BKLT:ENG, DBGLED, CAM_XTAL:YES, DPMUX_DEBUG
J45G_DEVEL:DVT	ALTERNATE, XDP_DEBUG, BKLT:PROD, SENSOR_NONPROD:N, DBGLED
GFX_BM	GK107:GX, DPMUX:HOCO
XDP_DEBUG	XDP_CONN, XDP_PCH

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4599	1	IC, CPU, CRW, PRQ, C0, 2.0, 47W, 4+3E, 6M, BGA	U0500	CRITICAL	CPU_CRW: BETTER
337S4600	1	IC, CPU, CRW, PRQ, C0, 2.3, 47W, 4+3E, 6M, BGA1364	U0500	CRITICAL	CPU_CRW: BEST
337S4624	1	IC, CPU, CRW, PRQ, C0, 2.6, 47W, 4+3E, 6M, BGA1364	U0500	CRITICAL	CPU_CRW: CTO
337S4542	1	IC, PCH, LPT-M, HMB7, C2, SR199, PRQ, 20x20mm, FCBG6A	U1100	CRITICAL	
338S1247	1	IC, TBT, FR-4C, A0, PRQ, C10, SR13C, FCBG6A288	U2800	CRITICAL	
338S1186	1	IC, BCM15700A2, S2 PCIE CMRA, 8X8, 208FCBG6A	U3900	CRITICAL	
333S0700	1	IC, SDRAM, 4GBIT, DDR3L-1600, 6E9MA, 96B FBGA	U4000	CRITICAL	
333S0667	16	IC, SDRAM, 4GBIT, DDR3L-1600, H9MA, 78P FBGA	_____	CRITICAL	4Gb_HYNIX_1600_
333S0624	16	IC, SDRAM, DDR3-1600, 512MX8, 78FBGA, C-DIE, SAMSUNG	_____	CRITICAL	4Gb_SAMSUNG_1600_
333S0703	16	IC, SDRAM, 4GBIT, DDR3L-1600, F DIE, RS, 78P	_____	CRITICAL	4Gb_ELPIDA_1600_
333S0660	16	IC, SDRAM, 4GBIT, DDR3L-1600, V88A, 78P, FBGA	_____	CRITICAL	4Gb_MICRON_1600_
333S0667	32	IC, SDRAM, 4GBIT, DDR3L-1600, H9MA, 78P FBGA	_____	CRITICAL	4Gb_HYNIX_1600_
333S0624	32	IC, SDRAM, DDR3-1600, 512MX8, 78FBGA, C-DIE, SAMSUNG	_____	CRITICAL	4Gb_SAMSUNG_1600_
333S0703	32	IC, SDRAM, 4GBIT, DDR3L-1600, F DIE, RS, 78P	_____	CRITICAL	4Gb_ELPIDA_1600_
333S0660	32	IC, SDRAM, 4GBIT, DDR3L-1600, V88A, 78P, FBGA	_____	CRITICAL	4Gb_MICRON_1600_
337S4256	1	IC, GPU, GK107-GT A2, BGA908	U8400	CRITICAL	GK107: GT
337S4427	1	IC, GPU, 107GX, 926MHZ, 1.0375V, 1.5V, FBGA908	U8400	CRITICAL	GK107: GX
337S4616	1	IC, GPU, CK107-762, A2, 940MHZ, 56BPS, 1.2V, 1.5V908B6	U8400	CRITICAL	GK107: GX2
333S0630	4	IC, SDRAM, GDDR5, 64MX32, A-DIE, HYNIX	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_HYNIX_A-DIE
333S0631	4	IC, SDRAM, GDDR5, 64MX32, D-DIE, SAMSUNG	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_SAMSUNG
333S0695	4	IC, SDRAM, GDDR5, 2GBIT, 56BPS, 170FBGA	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_ELPIDA
333S0701	4	IC, SDRAM, GDDR5, 2GBIT, 56BPS, 170FBGA, EDW29329B8G-6A	F U8800, U8850, U8900, U8950	CRITICAL	FB_2G_ELPIDA_29nm
333S0734	4	IC, SDRAM, GDDR5, 64MX3, HYNIX, H5GC2H24BFR-TC	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_HYNIX_29nm
333S0685	4	IC, SDRAM, GDDR5, 64MX3, HYNIX, H5GC4H24MFR-T2C	U8800, U8850, U8900, U8950	CRITICAL	FB_4G_HYNIX

DRAM SPD Straps


BOM GROUP	BOM OPTIONS
RAM:2Gb_HYNIX_1600	RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM:2Gb_SAMSUNG_1600	RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM:2Gb_ELPIDA_1600	RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM:2Gb_MICRON_1600	RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H
RAM:4Gb_HYNIX_1600_S	4Gb_HYNIX_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:4Gb_SAMSUNG_1600_S	4Gb_SAMSUNG_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM:4Gb_ELPIDA_1600_S	4Gb_ELPIDA_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM:4Gb_MICRON_1600_S	4Gb_MICRON_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H
RAM:4Gb_HYNIX_1600	4Gb_HYNIX_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM:4Gb_SAMSUNG_1600	4Gb_SAMSUNG_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM:4Gb_ELPIDA_1600	4Gb_ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM:4Gb_MICRON_1600	4Gb_MICRON_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H

Development/Base BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0177	1	J45G MLB, KEPLER BASE BOM	BASE	CRITICAL	BASE_BOM
985-0181	1	J45G MLB, KEPLER, DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=315 REFERENCE		SYNC DATE=07/31/2012	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAGNING NUMBER	SIZE
		051-0675	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.0.0	
		BRANCH	
		dvt	
		PAGE	
		2 OF 119	
		SHEET	
		2 OF 94	


[illegible]




PD parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DYMAX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	


SYNC MASTER=CLEAN J45		SYNC DATE=05/03/2013	
PAGE TITLE			
PD Parts			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-0675	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	4 OF 119
		SHEET	4 OF 94





CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

These can be placed close to J1800 and only for debug access



BOM GROUP	BOM OPTIONS
CPUPEG:X16	
CPUPEG:X8X8	CPUCFG5_PD
CPUPEG:X8X4X4	CPUCFG6_PD, CPUCFG5_PD

TP_CPU_RSVD_TP23	BE4	RSVD_TP23
TP_CPU_RSVD_TP24	BD3	RSVD_TP24
TP_CPU_RSVD_TP25	F6	RSVD_TP25
TP_CPU_RSVD_TP26	G6	RSVD_TP26
TP_CPU_RSVD_TP27	G21	RSVD_TP27
TP_CPU_RSVD_TP28	G24	RSVD_TP28
CPU_TESTLO_F21	F21	TESTLO_F21
	G19	VSS_G19
	F51	VSS_F51
	F52	VSS_F52
	F22	VCC_F22
TP_CPU_RSVD_TP35	L52	RSVD_TP35
TP_CPU_RSVD_TP36	L53	RSVD_TP36
TP_CPU_RSVD_TP37	L51	RSVD_TP37
TP_CPU_RSVD_TP38	F24	RSVD_TP38
TP_CPU_RSVD_TP39	F25	RSVD_TP39
CPU_TESTLO_F20	F20	TESTLO_F20

CPU_CFG<0>	AG49	CFG0 (IPU)
CPU_CFG<1>	AD49	CFG1 (IPU)
CPU_CFG<2>	AC49	CFG2 (IPU)
CPU_CFG<3>	AE49	CFG3 (IPU)
CPU_CFG<4>	Y50	CFG4 (IPU)
CPU_CFG<5>	AB49	CFG5 (IPU)
CPU_CFG<6>	V51	CFG6 (IPU)
CPU_CFG<7>	W51	CFG7 (IPU)
CPU_CFG<8>	Y49	CFG8 (IPU)
CPU_CFG<9>	Y54	CFG9 (IPU)
CPU_CFG<10>	Y53	CFG10 (IPU)
CPU_CFG<11>	W53	CFG11 (IPU)
CPU_CFG<12>	U53	CFG12 (IPU)
CPU_CFG<13>	V54	CFG13 (IPU)
CPU_CFG<14>	R53	CFG14 (IPU)
CPU_CFG<15>	R52	CFG15 (IPU)

RSVD_TP1	F1	TP_CPU_RSVD_TP1
RSVD_TP2	E1	TP_CPU_RSVD_TP2
RSVD_TP3	A5	TP_CPU_RSVD_TP3
RSVD_TP4	A6	TP_CPU_RSVD_TP4
CFG6_RCOMP	R54	CPU_CFG_RCOMP
(IPU) CF616	Y52	CPU_CFG<16>
CF618	V53	CPU_CFG<18>
(IPU) CF617	Y51	CPU_CFG<17>
CF619	V52	CPU_CFG<19>
RSVD92	B50	NC
RSVD93	AH49	NC
RSVD94	AM48	NC
RSVD95	AU27	NC
RSVD9	AU26	NC
RSVD10	BD4	NC
RSVD11	BC4	NC
RSVD41	AL6	NC
RSVD42	F8	NC
RSVD16	F16	NC
RSVD_TP17	G12	TP_CPU_RSVD_TP17
RSVD_TP18	G10	TP_CPU_RSVD_TP18
VSS_H54	H54	
VSS_H53	H53	
VSS_H51	H51	
VSS_H52	H52	
RSVD47	N51	TP_CPU_RSVD_TP47
RSVD48	G53	TP_CPU_RSVD_TP48
RSVD49	H50	TP_CPU_RSVD_TP49

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

CPU Clock/Misc/JTAG/CFG

Apple Inc.

051-0675

6.0.0


NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

6 OF 119

6 OF 94








CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge, 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 9x 210uF 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402

PLACEMENT_NOTE (C1000-C1019):


Place on bottom side of U0500



NO STUFF NO STUFF NO STUFF

PLACEMENT_NOTE (C1020-C1023):


Place near U0500 on bottom side



NO STUFF NO STUFF NO STUFF


PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1046-C1067):


Place near inductors on bottom side.



NO STUFF NO STUFF NO STUFF

PLACEMENT_NOTE (C1068-C1076):

Place near inductors on bottom side.




CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1098-C1099):




CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)



NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

SYNC MASTER=CLEAN J15		SYNC DATE=05/02/2013	
PAGE TITLE		CPU Decoupling	
Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	10 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



SATA Port assignments:

Primary HDD/SSD (SATA only)

Secondary HDD/SSD (SATA only)

Reserved: ODD

Unused

PCie:
Reserved: Ethernet
(if not combo w/SD Card)

Unused


NOTE: ENET pair only used if SD Card Reader is USB3.


Unused clock terminations for FCIM Mode


NOTE: SSC control is ganged on PCIE 0-3 and 4-7 clocks.
PEG-attached (CPU) PCIE devices must use one set,
while PCH-attached PCIE devices use the other set.
If 2 or less devices are attached to PEG the
CLKOUT_PEG outputs can be used for those devices.


Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
If HDA = S0, must also ensure that signal cannot be high in S3.

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PCH RTC/HDA/JTAG/SATA/CLK			
Apple Inc.		051-0675	D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt	
PAGE 11 OF 119		SHEET 11 OF 94	









Current data from LPT EDS (doc #486708, Rev 1.0).

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013


PAGE TITLE

PCH Power

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-0675
REVISION
6.0.0
BRANCH
dvt
PAGE
15 OF 119
SHEET
15 OF 94



SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

PAGE TITLE

PCH Grounds

 Apple Inc.

DRAWING NUMBER

051-0675

SIZE

D

REVISION

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH


dvt

PAGE

16 OF 119

SHEET

16 OF 94



Current data from LPT EDS (doc #486708, Rev 1.0).

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES, FF, 0 OHM, (0200HM MAX), 2A, 0603	L1790		

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
PCH DECOUPLING			
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	17 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	17 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






Extra BPM Testpoints

XDP BPM L<2>	TP1802
XDP BPM L<3>	TP1803
XDP BPM L<4>	TP1804
XDP BPM L<5>	TP1805
XDP BPM L<6>	TP1806
XDP BPM L<7>	TP1807

Merged (CPU/PCH) Micro2-XDP




NOTE: This is not the standard XDP pinout.
Use with 921-0133 Adapter Flex to support chipset debug.

TDI and TMS are terminated in CPU.



PCH/XDP Signals		Non-XDP Signals	
XDP DA0 USB EXTA OC L	R1890 SHORT 1 2 NONE NONE NONE 201	USB EXTA OC L	TP1802
XDP DA2 SSD PWR EN	R1895 SHORT 1 2 NONE NONE NONE 201	SSD PWR EN	TP1803
XDP DA3 CAMERA PWR EN	R1893 SHORT 1 2 NONE NONE NONE 201	CAMERA PWR EN	TP1804
XDP DB0 USB EXTB OC L	R1894 SHORT 1 2 NONE NONE NONE 201	USB EXTB OC L	TP1805
XDP DB2 SD PWR EN	R1896 SHORT 1 2 NONE NONE NONE 201	SD PWR EN	TP1806
XDP DB3 SDCONN STATE CHANGE L	R1897 SHORT 1 2 NONE NONE NONE 201	SDCONN STATE CHANGE L	TP1807
XDP DC0 DP AUXCH ISOL L	R1872 SHORT 1 2 NONE NONE NONE 201	DP AUXCH ISOL L	TP1808
XDP DC1 SATARDVR EN	MAKE_BASE=TRUE	SATARDVR EN	TP1809
XDP DC2 ODD PWR EN L	MAKE_BASE=TRUE	ODD PWR EN L	TP1810
XDP DC3 JTAG ISP TCK	R1875 SHORT 1 2 NONE NONE NONE 201	JTAG ISP TCK	TP1811
XDP DD0 SSD PCIE SEL L	R1876 SHORT 1 2 NONE NONE NONE 201	SSD PCIE SEL L	TP1812
XDP DD1 MLB RAMCFG1	MAKE_BASE=TRUE	MLB RAMCFG1	TP1813
XDP DD2 ENETSD CLKREQ L	MAKE_BASE=TRUE	ENETSD CLKREQ L	TP1814
XDP DD3 AP CLKREQ L	R1879 SHORT 1 2 NONE NONE NONE 201	AP CLKREQ L	TP1815

CPU JTAG Isolation



PCH/XDP Signal Isolation Notes:
'Output' non-XDP signals require pulls.
'Output' PCH/XDP signals require pulls.

R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

Unused PCH/XDP Signals

XDP DA1 USB EXTC OC L	TP1810
XDP DB1 USB EXTD OC L	TP1811
XDP FC0 HDD PWR EN	TP1812
XDP FC1 GPU GOOD	TP1813

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
CPU & PCH XDP		DRAWING NUMBER	
Apple Inc.		051-0675	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		dvt	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		18 OF 119	
		SHEET	
		18 OF 94	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




C



A

1




D




R

A




RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIe




PCH 33MHz Clock for DPMUX




GS3 Connector Support


DEVSLP not supported on LPT-H



LCD HPD Inverter




HDMI HPD pull-down




Redwood Ridge Support

RR output is open-drain, no isolation necessary




Redwood Ridge JTAG Isolation


TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH
U2060 supports I/O's powered when VCC=0V




Platform Reset Connections



RAM Configuration Straps



GPIO Glitch Prevention



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		PROJECT CHIPSET SUPPORT	
Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	dvt
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET	20 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

$$\text{CPUVDDQ_EN} = (\text{ISOLATE_CPU_MEM_L} + \text{PM_SLP_S3_L}) * \text{PM_SLP_S4_L}$$
$$\text{MEMVTT_EN} = (\text{ISOLATE_CPU_MEM_L} + \text{PLT_RST_L}) * \text{PM_SLP_S3_L}$$
$$\text{MEM_RESET_L} = !\text{ISOLATE_CPU_MEM_L} + \text{CPU_MEM_RESET_L}$$




MEM S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

CPU Memory S3 Support

Apple Inc.

051-0675

6.0.0

dvt

21 OF 119

21 OF 94

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during S3

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure ISOLATE_CPU_MEM_L is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST* on 'platform reset' so that system watchdog will disable margining.


NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

VRef Dividers

Always used, regardless of margining option.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		DDR3 (1.5V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		DDR3L (1.35V)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		DDR3 (1.5V)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		DDR3L (1.35V)
VRef current:	+901uA - -911uA (- = sourced)		+811uA - -816uA (- = sourced)		DDR3 (1.5V)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		DDR3L (1.35V)

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		DDR3 VREF MARGINING	
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	22 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	22 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PAGE TITLE
DDR3 SDRAM Bank A (1 OF 2)

Apple Inc.
DRAWING NUMBER
051-0675
REVISION
6.0.0
BRANCH
dvt
PAGE
23 OF 119
SHEET
23 OF 94

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PAGE TITLE
DDR3 SDRAM Bank A (2 OF 2)

Apple Inc.
051-0675
6.0.0
dvt
24 OF 119
24 OF 94

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

PAGE TITLE
DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

DRAWING NUMBER
051-0675


REVISION
6.0.0

BRANCH
dvt


PAGE
25 OF 119

SHEET
25 OF 94


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
DDR3 SDRAM Bank B (2 OF 2)			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
DDR3 Termination			
 Apple Inc.	DRAWING NUMBER	051-0675	
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	27 OF 119
		SHEET	27 OF 94





U2950	
Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max
Max Current = 4A (85C)	

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		Thunderbolt Host (2 of 2)	
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
		PAGE	29 OF 119
		SHEET	29 OF 94

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

Power aliases required by this page:


- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)


Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)






3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.



	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHVS0	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHVS3	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES, MTL FILM, 1/20W, 17.8K, 1, 0201, SMD, LF	R3310, R3313		TBTHV:P12V
118S0145	2	RES, MTL FILM, 1/20W, 17.8K, 1, 0201, SMD, LF	R3311, R3314		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)




Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE 111			
Thunderbolt Connector B			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES, 00HM, 0201	L3570, L3571, L3573, L3574		

3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

AIRPORT

BLUETOOTH

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

X29C CONNECTOR

Apple Inc.

051-0675

6.0.0

dvt

35 OF 119

33 OF 94


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED





SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		SSD Connector	
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt
		PAGE	37 OF 119
		SHEET	34 OF 94





CAMERA SENSOR



remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

SYNC_MASTER=CLEAN_J45

SYNC_DATE=04/26/2013

Apple Inc.

051-0675

6.0.0

dvt

40 OF 119

36 OF 94

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

Camera 2 of 2




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C

B


- A




```


THE TPAD BUTTONS WILL BE DISABLE
WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V

```


C

Keyboard Backlight Connector






SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	50 OF 119
		SHEET	40 OF 94




SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.

NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHZ

SMC12 PECl SUPPORT



42 40	SMC PME S4 DARK L	R5169	100K	1	2	5%	1/20W	MF	201
83 41 40 38	SMC_ONOFF L	R5170	10K	1	2	5%	1/20W	MF	201
40	G3 POWERON L	R5172	10K	1	2	5%	1/20W	MF	201
83 42 40 38	SMC LID	R5171	100K	1	2	5%	1/20W	MF	201
83 49 40	SMC TX L	R5173	10K	1	2	5%	1/20W	MF	201
83 49 40	SMC RX L	R5174	100K	1	2	5%	1/20W	MF	201
87 40 37	SMC_DEBUGPT_TX L	R5175	20K	1	2	5%	1/20W	MF	201
87 40 37	SMC_DEBUGPT_RX L	R5176	20K	1	2	5%	1/20W	MF	201
83 49 40	SMC TMS	R5177	10K	1	2	5%	1/20W	MF	201
83 49 40	SMC TDO	R5178	10K	1	2	5%	1/20W	MF	201
83 49 40	SMC TDI	R5179	10K	1	2	5%	1/20W	MF	201
83 49 40	SMC TCK	R5180	10K	1	2	5%	1/20W	MF	201
40	SMC_BIL_BUTTON L	R5181	10K	1	2	5%	1/20W	MF	201
55 42 40	SMC_BC_ACOK	R5187	470K	1	2	5%	1/20W	MF	201
40	SMC_S5_PWRGD_VIN	R5192	100K	1	2	5%	1/20W	MF	201
40	SMS_INT L	R5193	10K	1	2	5%	1/20W	MF	201
41 40	CPU_THRMTrip_3V3	R5194	100K	1	2	5%	1/20W	MF	201
40 19	SPI_DESCRIPTOR_OVERRIDE L_NOSTUFF	R5195	10K	1	2	5%	1/20W	MF	201

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

SMC Shared Support

Apple Inc.

051-0675

6.0.0


dvt

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


51 OF 119

41 OF 94




56	=CHGR ACOK	==	SMC_BC ACOK	==	40 41 55	40	ENET ASF GPIO	==	NC ENET ASF GPIO	==	
			MAKE_BASE=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	HISIDE ISENSE_OC	==	NC HISIDE ISENSE_OC	==		40	SMC_SYS_LED	==	NC SMC_SYS_LED	==	
			MAKE_BASE=TRUE NO_TEST=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC0	==	SMC_CPUPKG_VSENSE	==	45	40	MEM_EVENT_L	==	NC MEM_EVENT_L	==	
			MAKE_BASE=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC1	==	SMC_CPUPKG_ISENSE	==	45	40	SMC_ODD_DETECT	==	NC SMC_ODD_DETECT	==	
			MAKE_BASE=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC2	==	SMC_GPU_HI_ISENSE	==	44	40	IR_RX_OUT_RC	==	NC IR_RX_OUT_RC	==	
			MAKE_BASE=TRUE NO_TEST=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC3	==	SMC_DCIN_VSENSE	==	44	40	SYS_TDM_ONEWIRE	==	NC_SYS_TDM_ONEWIRE	==	
			MAKE_BASE=TRUE						MAKE_BASE=TRUE NO_TEST=TRUE		
40	SMC_ADC4	==	SMC_DCIN_ISENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC5	==	SMC_PBUS_VSENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC6	==	SMC_SSD_ISENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC7	==	SMC_CHGR_BMON_ISENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC8	==	SMC_CPU_HI_ISENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC9	==	SMC_OTHER3V3_HI_ISENSE	==	44						
			MAKE_BASE=TRUE								
40	SMC_ADC10	==	SMC_P1V35MEM_ISENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC11	==	SMC_CPUDDR_ISENSE	==	46						
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMC_ADC12	==	SMC_LCDPANEL_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC13	==	SMC_OTHER5V_HI_ISENSE	==	44						
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMC_ADC14	==	SMC_GPUCORE_VSENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC15	==	SMC_GPUCORE_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC16	==	NC_SMC_ADC16	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMC_ADC17	==	SMC_LCDBKLT_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC18	==	SMC_GPU_FB_VSENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC19	==	SMC_GPU_FB_ISENSE	==	45						
			MAKE_BASE=TRUE								
40	SMC_ADC20	==	SMC_S2_ISENSE	==	46						
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMC_ADC21	==	SMC_GPU1V05_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC22	==	SMC_X29_ISENSE	==	46						
			MAKE_BASE=TRUE								
40	SMC_ADC23	==	SMC_TBT_ISENSE	==	45						
			MAKE_BASE=TRUE								
40	SMBUS_SMC_4_ASF_SCL	==	NC_SMBUS_SMC_4_ASF_SCL	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	SMBUS_SMC_4_ASF_SDA	==	NC_SMBUS_SMC_4_ASF_SDA	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
92	SMBUS_SMC_3_SCL	==	NC_SMBUS_SMC_3_SCL	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
92	SMBUS_SMC_3_SDA	==	NC_SMBUS_SMC_3_SDA	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
40	BDV_BKL_PWM	==	NC_BDV_BKL_PWM	==							
			MAKE_BASE=TRUE NO_TEST=TRUE								
41	SMC_PME_S4_DARK_L	==	SMC_PME_SDCONN_L	==	20						
	MAKE_BASE=TRUE										
			=TBT_WAKE_L		28						

Spare S4 IRQ




Hall Effect pads

APN: 998-3029
OMIT_TABLE
J5250
HALL-SENSOR-MLB-PADS-K99



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	




SMC Project Support


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	051-0675	SIZE	D
REVISION	6.0.0	BRANCH	dvt
PAGE	52 OF 119	SHEET	42 OF 94




DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER





DC-IN (AMON) Current Sense Filter





SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
High Side Voltage and Current Sensing			
	Apple Inc.		DRAWING NUMBER
			051-0675
REVISION			
6.0.0			
BRANCH			
dvt			
PAGE			
54 OF 119			
SHEET			
44 OF 94			













SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		SHEET	
SPI ROM / LPC+SPI Conn.		051-0675	
Apple Inc.		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		61 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		49 OF 94	




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		AUDIO:CODEC, ANALOG	
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
AUDIO:CODEC, DIGITAL		DRAWING NUMBER		051-0675	
Apple Inc.		REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		dvt	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		63 OF 119	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		51 OF 94	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					


4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		AUDIO: SPEAKER AMP	
 Apple Inc.		DRAWING NUMBER	051-0675
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	64 OF 119
		SHEET	52 OF 94




MagSafe DC Power Jack



PAGE TITLE		SYNC DATE=04/26/2013	
DC-In & Battery Connectors		DRAWING NUMBER	
Apple Inc.		051-0675	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		dvt	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		70 OF 119	
		SHEET	
		55 OF 94	




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	71 OF 119
		SHEET	56 OF 94



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S4170	1	IC, ISL95826R6200, PWM, PG000, SCREEN, 32P, QFN	U7200	CRITICAL	

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		CPU VR12.5 VCC Regulator IC	
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Vout = 1.85V max
95A max output
f = 450 kHz

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	73 OF 119
		SHEET	58 OF 94

D

A

1V05 S0 REGULATOR



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
1V05V POWER SUPPLY			
 Apple Inc.	DRAWING NUMBER		051-0675
	REVISION		6.0.0
	BRANCH		dvt
	PAGE		76 OF 119
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		61 OF 94	


Power aliases required by this page:

- =PPVIN_S0_LCDBKLT	(9-12.6V LCD Backlight Input)
- =PPVS_S0_BKLTCTRL	(5V Backlight Driver Input)
- =PPVS_S0_KBLED	(5V Keyboard Backlight Input)

BOM options provided by this page:


BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	8	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	RT721,RT726,RT729,RT730,RT732,RT723,RT724		BKLT:PROD




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
LCD/KBD Backlight Driver		Drawing Number	
 Apple Inc.		051-0675	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION 6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt	
		PAGE 77 OF 119	
		SHEET 62 OF 94	


1.5V S0 Regulator



1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.





EDP is per J45 Power Budget rev5

3.3V S4 FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

3.3V S3 FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

5V S3 FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

1.35V S3/S0 FET	
Integ. MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)

3.3V S0 GPU MISC FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

3.3V S0 GPU FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.6A (EDP)

3.3V SUS FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

3.3V S0 SSD FET	
MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

5.0V S0 FET	
MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

3.3V S0 GPU FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.6A (EDP)

U8030	
Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max

SYNC MASTER=CLEAN J45

SYNC DATE=04/26/2013

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-0675

SIZE

D

REVISION

6.0.0

BRANCH

dvt


PAGE


80 OF 119


SHEET

64 OF 94

APN 353S2741
Max Current = 2A








LCD Panel HPD & AUX strapping

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
eDP Display Connector			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	83 OF 119
		SHEET	67 OF 94




Page Notes

Power aliases required by this page:
- =PP3V3_GPU_VDD33


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)


SYNC MASTER=D2_MLB		SYNC DATE=07/31/2012	
PAGE TITLE			
KEPLER PCI-E			
 Apple Inc.	DRAWING NUMBER		D
	051-0675		SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.0.0	
		BRANCH	
		dvt	
		PAGE	
		84 OF 119	
		SHEET	
		68 OF 94	



Page Notes	
Power aliases required by this page:	
- =PPVCORE_GPU	
- =PPV35_GPU_FBVDDQ	
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	



SYNC MASTER=D2_MLB		SYNC DATE=07/31/2012	
PAGE TITLE			
KEPLER CORE/FB POWER			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
		REVISION	6.0.0
		BRANCH	dvt
		PAGE	85 OF 119
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	69 OF 94



GPU FB SUPPLY

VOUT = 1.5V / 1.35V
13A MAX OUTPUT
F = 500 KHZ

GPU 1V05 SUPPLY

VOUT = 1.05V
5.3A MAX OUTPUT
F = 500 KHZ

$V_{out} = 0.5V * (1 + R_a / R_b)$

SYNC MASTER=D2_MLB

SYNC DATE=07/31/2012

PAGE TITLE

1V05 GPU / 1V35 FB POWER SUPPLY

Apple Inc.

DRAWING NUMBER
051-0675


REVISION
6.0.0

BRANCH
dvt

PAGE
87 OF 119

SHEET
71 OF 94












NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




Power aliases required by this page:
- =PP1V35 GPU_FB_VDDQ



Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




SYNC_MASTER=D2 MLB		SYNC_DATE=07/31/2012	
PAGE TITLE			
GDDR5 Frame Buffer B			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-0675	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		dvt	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		89 OF 119	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		73 OF 94	





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0230	1	RES, MF, 24.9KOHM, 1, 1/20W, 0201, 1%	R9111		FB_2G_HYNIX_A_DIE
118S0280	1	RES, MF, 30.1KOHM, 1, 1/20W, 0201, 1%	R9111		FB_2G_ELPIDA
118S0013	1	RES, 10KOHM, 0201, 1%	R9111		FB_2G_HYNIX_29nm
118S0409	1	RES, 4.99 KOHM, 0201, 1%	R9111		FB_2G_ELPIDA_29nm
118S0105	1	RES, 15.0 KOHM, 0201, 1%	R9111		FB_4G_HYNIX
118S0013	1	RES, 10KOHM, 0201, 1%	R9104		GK107:GX
118S0315	1	RES, 34.8KOHM, 0201, 1%	R9115		GK107:GX
118S0315	1	RES, 34.8KOHM, 0201, 1%	R9105		GK107:GT
118S0013	1	RES, 10KOHM, 0201, 1%	R9114		GK107:GT



SYNC MASTER=D2_MLB SYNC DATE=07/31/2012

PAGE TITLE

KEPLER GPIOs, CLK & STRAPS

Apple Inc.

DRAWING NUMBER 051-0675


REVISION 6.0.0

BRANCH dvt

PAGE 91 OF 119

SHEET 75 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



Page Notes

Power aliases required by this page:


- PP3V3_GPU_VDD33
- PP1V05_GPU_PEX_IOVDD
- PP1V05_GPU_PEX_PLLVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



SYNC MASTER=D2_MLB

SYNC DATE=07/31/2012

PAGE TITLE

KEPLER PEX PWR/GNDS

Apple Inc.

DRAWING NUMBER

051-0675

SIZE

D

REVISION

6.0.0

BRANCH

dvt

PAGE

92 OF 119

SHEET

76 OF 94

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED











Functional Test Points

J3501 - airport		
TRUE	AP CLKREQ0 Q L	33
TRUE	AP RESET CONN L	33
TRUE	PCIE AP D2R PI N	33 88
TRUE	PCIE AP D2R PI P	33 88
TRUE	PCIE AP R2D N	33 88
TRUE	PCIE AP R2D P	33 88
TRUE	PCIE CLK100M AP CONN N	33 88
TRUE	PCIE CLK100M AP CONN P	33 88
TRUE	PCIE WAKE L	12 33 35 88
TRUE	PP3V3 S3RS4 BT F	33
TRUE	PP3V3 WLAN	33 41
TRUE	USB BT CONN N	33 87
TRUE	USB BT CONN P	33 87
TRUE	WIFI EVENT L	33 40 41
TRUE	GND	4X

J4002 - Camera		
TRUE	MIPI CLK CONN N	36 91
TRUE	MIPI CLK CONN P	36 91
TRUE	CAM SENSOR WAKE L CONN	36
TRUE	MIPI DATA CONN N	36 91
TRUE	MIPI DATA CONN P	36 91
TRUE	=I2C ALS SDA	36 43
TRUE	=I2C ALS SCL	36 43
TRUE	I2C CAM SCK	35 36
TRUE	I2C CAM SDA	35 36
TRUE	PP5V S3RS0 ALSCAM F	36
TRUE	GND	

J9500 - rio coax		
TRUE	HDMI CLK N	86
TRUE	HDMI CLK P	86
TRUE	HDMI DATA N<0>	86
TRUE	HDMI DATA N<1>	86
TRUE	HDMI DATA N<2>	86
TRUE	HDMI DATA P<0>	86
TRUE	HDMI DATA P<1>	86
TRUE	HDMI DATA P<2>	86

TRUE	USB3 SD D2R N	20 78 88
TRUE	USB3 SD D2R P	20 78 88
TRUE	USB3 SD R2D C N	20 78 88
TRUE	USB3 SD R2D C P	20 78 88
TRUE	USB3 EXTB D2R N	13 78 87
TRUE	USB3 EXTB D2R P	13 78 87
TRUE	USB3 EXTB R2D N	78 87
TRUE	USB3 EXTB R2D P	78 87
TRUE	USB EXTB N	13 78 87
TRUE	USB EXTB P	13 78 87
TRUE	GND	19X

J9510 - rio flex		
TRUE	SD PWR EN	13 18 78
TRUE	PP1V5R1V35 S0 RIO	78
TRUE	HDMI DDC CLK	
TRUE	HDMI DDC DATA	
TRUE	HDMI HPD L	
TRUE	SMBUS PCH CLK	13 43 88
TRUE	SMBUS PCH DATA	13 43 88
TRUE	PM SLP S3 BUF L	50 64 65 78 79
TRUE	PM SLP S4 L	12 21 33 37 40 65 78
TRUE	PP3V3 S3	3X 81 83
TRUE	PP3V3 S4	81 83
TRUE	PP5V S4	5X 81
TRUE	RIO SDCONN STATE CHANGE L	26 78
TRUE	USB EXTB OC L	18 78
TRUE	GND	10X

J5150 - hall effect		
TRUE	PP3V42 G3H	81 83
TRUE	SMC LID R	42
TRUE	GND	

J6050 - left fan		
TRUE	FAN LT PWM	48
TRUE	FAN LT TACH	48
TRUE	PP5V S0	3X 81 83
TRUE	GND	5X

J6060 - right fan		
TRUE	FAN RT PWM	48
TRUE	FAN RT TACH	48
TRUE	PP5V S0	3X 81 83
TRUE	GND	5X

J6100 - lpc + spi		
TRUE	LPCPLUS GPIO	14 49
TRUE	LPCPLUS RESET L	20 49
TRUE	LPC AD<0>	13 40 49 79 88
TRUE	LPC AD<1>	13 40 49 79 88
TRUE	LPC AD<2>	13 40 49 79 88
TRUE	LPC AD<3>	13 40 49 79 88
TRUE	LPC CLK33M LPCPLUS	19 49 88
TRUE	LPC FRAME L	13 40 49 79 88
TRUE	LPC PWRDWN L	12 20 40 49
TRUE	LPC SERIRQ	13 40 49
TRUE	PM CLKRUN L	12 40 49
TRUE	PP5V S0	81 83
TRUE	SMC RESET L	40 41 49 56
TRUE	SMC ROMBOOT	41 49
TRUE	SMC RX L	40 41 49
TRUE	SMC TCK	40 41 49
TRUE	SMC TDI	40 41 49
TRUE	SMC TDQ	40 41 49
TRUE	SMC TMS	40 41 49
TRUE	SMC TX L	40 41 49
TRUE	SPIROM USE MLB	14 49
TRUE	SPI ALT CLK	49
TRUE	SPI ALT CS L	49
TRUE	SPI ALT MISO	49
TRUE	SPI ALT MOSI	49
TRUE	TP SMC MD1	49
TRUE	TP SMC TRST L	49
TRUE	GND	2X

J4800 - ipd flex		
TRUE	Z2 CS L	38
TRUE	Z2 MOSI	38
TRUE	Z2 MISO	38
TRUE	Z2 SCLK	38
TRUE	Z2 HOST INTN	38
TRUE	Z2 CLKIN	38
TRUE	Z2 KEY ACT L	38
TRUE	PS0C F CS L	38
TRUE	PICKB L	38
TRUE	PS0C MOSI	38
TRUE	PS0C MISO	38
TRUE	PS0C SCLK	38
TRUE	=I2C TPAD SCL	38 43
TRUE	=I2C TPAD SDA	38 43
TRUE	SMC LID	38 40 41 42
TRUE	SMC T101 COM 1	
TRUE	=PP3V3 S4 TPAD	38 81
TRUE	=PP5V S5 TPAD	38 81
TRUE	GND	2X

J4813 - keyboard		
TRUE	PP3V3 S4	81 83
TRUE	PP3V42 G3H	81 83
TRUE	WS CONTROL KBD	38
TRUE	WS KBD1	38
TRUE	WS KBD10	38
TRUE	WS KBD11	38
TRUE	WS KBD12	38
TRUE	WS KBD13	38
TRUE	WS KBD14	38
TRUE	WS KBD15 CAP	38
TRUE	WS KBD16 NUM	38
TRUE	WS KBD17	38
TRUE	WS KBD18	38
TRUE	WS KBD19	38
TRUE	WS KBD2	38
TRUE	WS KBD20	38
TRUE	WS KBD21	38
TRUE	WS KBD22	38
TRUE	WS KBD23	38
TRUE	WS KBD3	38
TRUE	WS KBD4	38
TRUE	WS KBD5	38
TRUE	WS KBD6	38
TRUE	WS KBD7	38
TRUE	WS KBD8	38
TRUE	WS KBD9	38
TRUE	WS KBD ONOFF L	38
TRUE	WS LEFT OPTION KBD	38
TRUE	WS LEFT SHIFT KBD	38
TRUE	GND	2X

J4915 - kbd bklt		
TRUE	KBDBKLT RETURN1	2X 39 62
TRUE	KBDBKLT RETURN2	2X 39 62
TRUE	PPVOUT S0 KBDBKLT	39 62
TRUE	GND	4X

J6701 - audio flex		
TRUE	AUD_HP_PORT L	50 54
TRUE	AUD_HP_PORT R	50 54
TRUE	AUD SPDIF OUT JACK	
TRUE	AUD TIPDET INV	
TRUE	AUD TYPEDET	50 54
TRUE	AUD CONN MIC XW	4X
TRUE	CH HS MIC	
TRUE	PP3V3 S0	81 83 93
TRUE	AUD CONN SLEEVE XW	4X 53 54
TRUE	US HS MIC	
TRUE	GND	2X GND

J6601 - mic		
TRUE	DMIC CLK3	51 54
TRUE	PP3V3 S0	81 83 93
TRUE	DMIC SDA2	54
TRUE	DMIC SDA3	51 54
TRUE	GND	

J6602 - L speaker		
TRUE	SPKRCONN L ID	51 54
TRUE	SPKRCONN L OUT N	52 54 93
TRUE	SPKRCONN L OUT P	52 54 93
TRUE	SPKRCONN SL OUT N	52 54 93
TRUE	SPKRCONN SL OUT P	52 54 93
TRUE	GND	

J6603 - R speaker		
TRUE	SPKRCONN R ID	51 54
TRUE	SPKRCONN R OUT N	52 54 93
TRUE	SPKRCONN R OUT P	52 54 93
TRUE	SPKRCONN SR OUT N	52 54 93
TRUE	SPKRCONN SR OUT P	52 54 93
TRUE	GND	

J7000 - DC PWR		
TRUE	ADAPTER SENSE	55
TRUE	PP20V DCIN FUSE	2X 55
TRUE	GND	2X

J7050 - battery		
TRUE	PPVBAT G3H CONN	8X 55 56
TRUE	SMBUS SMC 5 G3 SCL	40 43 92
TRUE	SMBUS SMC 5 G3 SDA	40 43 92
TRUE	SYS DETECT L	50
TRUE	GND	8X

J8300 - eDP		
TRUE	DP INT AUX N	67 86 94
TRUE	DP INT AUX P	67 86 94
TRUE	DP INT ML N<0>	67 86 94
TRUE	DP INT ML N<1>	67 86 94
TRUE	DP INT ML N<2>	67 86 94
TRUE	DP INT ML N<3>	67 86 94
TRUE	DP INT ML P<0>	67 86 94
TRUE	DP INT ML P<1>	67 86 94
TRUE	DP INT ML P<2>	67 86 94
TRUE	DP INT ML P<3>	67 86 94
TRUE	LCD FSS	62 67 79
TRUE	LCD HPD CONN	67
TRUE	LED RETURN 1	62 67
TRUE	LED RETURN 2	62 67
TRUE	LED RETURN 3	62 67
TRUE	LED RETURN 4	62 67
TRUE	LED RETURN 5	62 67
TRUE	LED RETURN 6	62 67
TRUE	PP5VR3V3 SW LCD	3X 67
TRUE	PPVOUT S0 LCDBKLT	62 67
TRUE	GND	16X

Power Rails		
TRUE	PM SLP S3 L	12 21 40 65
TRUE	PPVTT S0 DDR	81
TRUE	PP3V3 S0	81 83 93
TRUE	PP3V3 S3	81 83
TRUE	PP3V3 S5	81 93
TRUE	PP3V3 S5 AVREF SMC	40 41
TRUE	PP3V42 G3H	81 83
TRUE	PP5V S0	81 83
TRUE	PP5V S3	81
TRUE	PP5V S5	81
TRUE	PPBUS G3H	81
TRUE	PPDCIN G3H	81
TRUE	PPVCC S0 CPU	81
TRUE	PPVTDDR S3	81
TRUE	PP3V3 S0SW SSD	81
TRUE	PP1V5 S0	81
TRUE	PP1V35 S3	81

XDP		
TRUE	XDP CPU TCK	6 18 86
TRUE	XDP PCH TCK	11 18
TRUE	XDP CPU TDI	6 18 86
TRUE	XDP CPU TDO	6 18 86
TRUE	XDP CPU TRST L	6 18 86
TRUE	XDP CPU TMS	6 18 86
TRUE	XDP PCH TMS	11 18
TRUE	XDP PCH TDI	11 18
TRUE	XDP PCH TDO	11 18
TRUE	XDP CPU PREQ L	6 18 86
TRUE	XDP CPU PRDY L	6 18 86
TRUE	PM RSMRST L	12 65 88
TRUE	PM PCH PWROK	12 19 88
TRUE	PM SYSRST L	12 19 40 88
TRUE	CPU CFG<3>	6 18 86
TRUE	PP1V05 S0	81
TRUE	GND	2X GND

Power Sequence		
TRUE	SMC ONOFF L	38 40 41
TRUE	PM DSW PWRGD	12 40 88
TRUE	ALL SYS PWRGD	18 19 40 65
TRUE	PM PCH SYS PWROK	12 18 19 40 88
TRUE	PLT RESET L	12 18 20 21
TRUE	LCD PWR_EN	67 79
TRUE	LCD BKLT_EN	62 79

TPA401	PEG CLK100M_P	68 82 88
TPA402	PEG CLK100M_N	68 82 88

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
Functional Test Points			
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
		PAGE	104 OF 119
		SHEET	83 OF 94

[illegible]

90	31	28	TBT A R2D C P<1>	1	TP	SM	BEAD-PROBE	BPA535	NO_XNET_CONNECTION=TRUE
90	31	28	TBT A D2R P<1>	1	TP	SM	BEAD-PROBE	BPA531	NO_XNET_CONNECTION=TRUE
90	31	28	TBT A D2R N<1>	1	TP	SM	BEAD-PROBE	BPA532	NO_XNET_CONNECTION=TRUE

28	TP	DP	TBTSRC	ML	CP<3..0>	==	TRUE	TRUE	NC	DP	TBTSRC	ML	CP<3..0>
28	TP	DP	TBTSRC	ML	CN<3..0>	==	TRUE	TRUE	NC	DP	TBTSRC	ML	CN<3..0>
28	TP	DP	TBTSRC	AUXCH	CP	==	TRUE	TRUE	NC	DP	TBTSRC	AUXCH	CP
28	TP	DP	TBTSRC	AUXCH	CN	==	TRUE	TRUE	NC	DP	TBTSRC	AUXCH	CN

11	TP	PCIE	CLK100M	PESN	TRUE	TRUE	NC	PCIE	CLK100M	PESN
12	TP	PCIE	CLK100M	PESP	TRUE	TRUE	NC	PCIE	CLK100M	PESP
13	PCIE	CLK100M	ENETSD	N	TRUE	TRUE	NC	PCIE	CLK100M	ENETSDN
14	PCIE	CLK100M	ENETSD	P	TRUE	TRUE	NC	PCIE	CLK100M	ENETSDP
15	TP	PCIE	CLK100M	ENETN	TRUE	TRUE	NC	PCIE	CLK100M	ENETN
16	TP	PCIE	CLK100M	ENETP	TRUE	TRUE	NC	PCIE	CLK100M	ENETP
17	TP	PCIE	CLK100M	PEGBN	TRUE	TRUE	NC	PCIE	CLK100M	PEGBN
18	TP	PCIE	CLK100M	PEGBP	TRUE	TRUE	NC	PCIE	CLK100M	PEGBP
19	TP	PCIE	CLK100M	SWN	TRUE	TRUE	NC	PCIE	CLK100M	SWN
20	TP	PCIE	CLK100M	SWP	TRUE	TRUE	NC	PCIE	CLK100M	SWP

13	TP USB 4N	==	TRUE	TRUE	NC USB 4N
13	TP USB 4P	==	TRUE	TRUE	NC USB 4P

TRUE	DMI S2N P<3..1>	5 12 80
TRUE	DMI S2N N<3..1>	5 12 80
TRUE	DMI N2S P<3..1>	5 12 80
TRUE	DMI N2S N<3..1>	5 12 80

PCIE ENET D2RN	==	TRUE	TRUE	NC	PCIE ENET D2RN
PCIE ENET D2RP	==	TRUE	TRUE	NC	PCIE ENET D2RP
PCIE ENET R2D CN	==	TRUE	TRUE	NC	PCIE ENET R2D CN
PCIE ENET R2D CP	==	TRUE	TRUE	NC	PCIE ENET R2D CP

13	USB_EXT_C_N	==	TRUE	TRUE	NC_USB_EXTCN	87
13	USB_EXT_C_P	==	TRUE	TRUE	NC_USB_EXTCP	87
13	TP_USB_SDN	==	TRUE	TRUE	NC_USB_SDN	87
13	TP_USB_SDP	==	TRUE	TRUE	NC_USB_SDP	87
13	TP_USB_WLANN	==	TRUE	TRUE	NC_USB_WLANN	87
13	TP_USB_WLANP	==	TRUE	TRUE	NC_USB_WLANP	87
13	TP_USB_6N	==	TRUE	TRUE	NC_USB_6N	87
13	TP_USB_6P	==	TRUE	TRUE	NC_USB_6P	87
13	TP_USB_7N	==	TRUE	TRUE	NC_USB_7N	87
13	TP_USB_7P	==	TRUE	TRUE	NC_USB_7P	87
13	USB_EXTD_N	==	TRUE	TRUE	NC_USB_EXTDN	87
13	USB_EXTD_P	==	TRUE	TRUE	NC_USB_EXTDP	87
13	TP_USB_PSOCN	==	TRUE	TRUE	NC_USB_PSOCN	87
13	TP_USB_PSOCP	==	TRUE	TRUE	NC_USB_PSOCP	87
13	USB_IR_N	==	TRUE	TRUE	NC_USB_IRN	87
13	USB_IR_P	==	TRUE	TRUE	NC_USB_IRP	87

86	1	ITPXPDP CLK100M N	==	TRUE	TRUE	NC ITPXPDP CLK100MN
86	1	ITPXPDP CLK100M P	==	TRUE	TRUE	NC ITPXPDP CLK100MP
12		TP PCI PME L	==	TRUE	TRUE	NC PCI PME L
20	1	TP PCI CLK33M OUT2	==	TRUE	TRUE	NC PCI CLK33M OUT2
	1	TP PCI CLK33M OUT3	==	TRUE	TRUE	NC PCI CLK33M OUT3
11		TP HDA SDIN1	==	TRUE	TRUE	NC HDA SDIN1
86	1	TP HDA SDIN2	==	TRUE	TRUE	NC HDA SDIN2
	1	TP HDA SDIN3	==	TRUE	TRUE	NC HDA SDIN3
13		TP LPC DREQ0 L	==	TRUE	TRUE	NC LPC DREQ0 L
		TP CLINK CLK	==	TRUE	TRUE	NC CLINK CLK
		TP CLINK DATA	==	TRUE	TRUE	NC CLINK DATA
13		TP CLINK RESET L	==	TRUE	TRUE	NC CLINK RESET L

12	EDP	IG	BKL	PWM	—	TRUE	TRUE	NC	EDP	IG	BKL	PWM
----	-----	----	-----	-----	---	------	------	----	-----	----	-----	-----

87	USB SMC P	==	TRUE	TRUE	NC	USB	SMCP
87	USB SMC N	==	TRUE	TRUE	NC	USB	SMCN

SMC INTERFACE 2	—	TRUE	TRUE	NC	SMC INTERFACE 2
-----------------	---	------	------	----	-----------------

87654321

J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (ALL OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA			MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE_ADJ	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE_ADJ	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

87654321

87654321

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

051-0675

6.0.0

dvt

110 OF 119

85 OF 94

051-0675

6.0.0

dvt

110 OF 119

85 OF 94

87654321

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	28 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICK2N2S	*	=6X_DIELECTRIC	?	DMICK2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICK2S2N	*	=3X_DIELECTRIC	?	DMICK2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICK20THER	*	=4X_DIELECTRIC	?	DMICK20THER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICK2N2S
CLK_DMI	DMI_S2N	*	DMICK2S2N
CLK_DMI	*	*	DMICK20THER

PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_20THER	*	=4X_DIELECTRIC	?	PEG_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_20THER
PEG_*	CLK_*	*	PEG_2CLK

DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_20THER	*	=4X_DIELECTRIC	?	DP_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKL_2CLK	*	=7X_DIELECTRIC	?	HDMICKL_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
HDMICKL_2DP	*	=4X_DIELECTRIC	?	HDMICKL_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKL_20THER	*	=7X_DIELECTRIC	?	HDMICKL_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_20THER
HDMI_CLK	CLK_*	*	HDMICKL_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKL_2DP
HDMI_CLK	*	*	HDMICKL_20THER

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.
MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:.0>	5 12 84
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:.0>	5 12 84
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S P<3:.0>	5 12 84
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S N<3:.0>	5 12 84
FDI_INT	CPU_50S	CPU_AGTI	FDI_INT	5 12
FDI_CSYSN	CPU_50S	CPU_AGTI	FDI_CSYSN	5 12
DMI_CLK	CPU_85D	CLK_DMT	DMI_CLK100M CPU P	6 11
DMI_CLK	CPU_85D	CLK_DMT	DMI_CLK100M CPU N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLREF N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLREF P	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLSS N	6 11
CPU_CLK135_PLI	CPU_85D	CLK_PCTF	CPU_CLK135M DPLLSS P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU_EDP_RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU_PEG_RCOMP	5
CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<19..0>	6 18 83
XDP_CLK_PCH	CLK_PCTF_85D	CLK_PCTF	ITPXDP_CLK100M P	11 84
XDP_CLK_PCH	CLK_PCTF_85D	CLK_PCTF	ITPXDP_CLK100M N	11 84
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 18 83
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 18 83
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 18 83
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 18 83
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPU_TRST_L	6 18 83
XDP_BPM	CPU_45S	CPU_ITP	XDP_BPM L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP_DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP_CPU_PRDY_L	6 18 83
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	6 18 83
CPU_CATERR_L	CPU_45S	CPU_AGTI	CPU_CATERR_L	6 40
CPU_PECT	CPU_45S	CPU_VTD	CPU_PECT	6 14 41
CPU_PROCHOT_L	CPU_45S	CPU_AGTI	CPU_PROCHOT_L	6 40 41 97
CPU_PWRGD	CPU_45S	CPU_AGTI	CPU_PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_AGTI	PM_THRMTRIP_L	6 14 41
PM_MEM_PWRGD	CPU_45S	CPU_AGTI	PM_MEM_PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTI	PM_SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2..0>	6
CPU_VID	CPU_45S	CPU_VTD	CPU_VIDSOUT	8 57
CPU_VTD	CPU_45S	CPU_VTD	CPU_VIDSClk	8 57
CPU_VTD	CPU_45S	CPU_VTD	CPU_VIDALERT_L	8 57
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE P	8 57
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE N	9 57
CPU_MEM_VREF		CPU_VREF	CPU_DIMMA_VREFDQ	7 22
CPU_MEM_VREF		CPU_VREF	CPU_DIMMB_VREFDQ	7 22
CPU_MEM_VREF		MEM_PWR	PPVREF S3 MEM_VREFDQ A	22 23 24 82 89
CPU_MEM_VREF		CPU_VREF	PPVREF S3 MEM_VREFDQ B	22 25 26 82
CPU_MEM_VREF		MEM_PWR	PPVREF S3 MEM_VREFCA A	22 23 24 82 89
CPU_MEM_VREF		CPU_VREF	PPVREF S3 MEM_VREFCA B	22 25 26 82
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R P<7..0>	66 68 82
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R N<7..0>	66 68 82
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R C P<7..0>	68
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R C N<7..0>	68
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D P<7..0>	66 68
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D N<7..0>	66 68
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D C P<7..0>	68 82
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D C N<7..0>	68 82
PCIe_TBT_D2R	CPU_85D	PEG_D2R	PCIe TBT D2R P<3..0>	28 82
PCIe_TBT_D2R	CPU_85D	PEG_D2R	PCIe TBT D2R N<3..0>	28 82
PCIe_TBT_D2R	CPU_85D	PEG_D2R	PCIe TBT D2R C P<3..0>	28 84
PCIe_TBT_D2R	CPU_85D	PEG_D2R	PCIe TBT D2R C N<3..0>	28 84
PCIe_TBT_R2D	CPU_85D	PEG_R2D	PCIe TBT R2D P<3..0>	28 84
PCIe_TBT_R2D	CPU_85D	PEG_R2D	PCIe TBT R2D N<3..0>	28 84
PCIe_TBT_R2D	CPU_85D	PEG_R2D	PCIe TBT R2D C P<3..0>	28 82
PCIe_TBT_R2D	CPU_85D	PEG_R2D	PCIe TBT R2D C N<3..0>	28 82

DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML C P<3..0>	67 79 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML C N<3..0>	67 79 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML P<3..0>	67 83 86 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML N<3..0>	67 83 86 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML F P<3..0>	67 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML F N<3..0>	67 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML P<3..0>	67 83 86 94
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML N<3..0>	67 83 86 94
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH C P	67 79 94
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH C N	67 79 94
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX P	67 83 94
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX N	67 83 94
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH P	88 82
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH N	88 82
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH P	88 82
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH N	88 82

DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA P<2..0>	83
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA N<2..0>	83
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK P	83
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK N	83
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML C P<3..0>	28 74 94
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML C N<3..0>	28 74 94
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML P<3..0>	28 94
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML N<3..0>	28 94
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML C P<3..0>	28 74 94
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML C N<3..0>	28 74 94
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML P<3..0>	28 94
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML N<3..0>	28 94
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH P	28 94
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH N	28 94
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH C P	28 88 94
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH C N	28 88 94
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH P	28 94
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH N	28 94
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH C P	28 88 94
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH C N	28 88 94

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE		CPU Constraints	
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	111 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?
SATA_20THER	*	=4X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_20THER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_USB_RB1AS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?
USB_RB1AS	*	=6X_DIELECTRIC	?
BT_WAKE	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RB1AS	TOP,BOTTOM	=10X_DIELECTRIC	?
BT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?
USB3_20THER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_20THER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

		NET_TYPE	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	SATA_85D	SATA_R2D	NC SATA A R2D_CP 84
	SATA_85D	SATA_R2D	NC SATA A R2D_CN 84
	SATA_85D	SATA_D2R	NC SATA A D2RP 84
	SATA_85D	SATA_D2R	NC SATA A D2RN 84
	SATA_85D	SATA_R2D	NC SATA B R2D_CP 84
	SATA_85D	SATA_R2D	NC SATA B R2D_CN 84
	SATA_85D	SATA_D2R	NC SATA B D2RP 84
	SATA_85D	SATA_D2R	NC SATA B D2RN 84
	PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP PCH SATA RCOMP 11
	USB_EXT_A	USB_85D	USB USB_EXT_A_P 13 37
	USB_EXT_A	USB_85D	USB USB_EXT_A_N 13 37
	USB_EXT_A	USB_85D	USB USB_EXT_A_MUXED_P 37
	USB_EXT_A	USB_85D	USB USB_EXT_A_MUXED_N 37
	USB_EXT_A	USB_85D	USB USB_LT1_P 37
	USB_EXT_A	USB_85D	USB USB_LT1_N 37
	USB_NC	USB_85D	NC USB_EXT_CP 84
	USB_NC	USB_85D	NC USB_EXT_CN 84
	USB_NC	USB_85D	NC USB_SDP 84
	USB_NC	USB_85D	NC USB_SDN 84
	CPU_45S	CPU_ITP	SMC_DEBUGPRT_RX_L 37 40 41
	CPU_45S	CPU_ITP	SMC_DEBUGPRT_TX_L 37 40 41
	USB_SMC	USB_85D	USB USB_SMC_P 84
	USB_SMC	USB_85D	USB USB_SMC_N 84
	USB_NC	USB_85D	NC USB_6P 84
	USB_NC	USB_85D	NC USB_6N 84
	USB_NC	USB_85D	NC USB_7P 84
	USB_NC	USB_85D	NC USB_7N 84
	USB_EXT_B	USB_85D	USB USB_EXT_B_P 13 78 83
	USB_EXT_B	USB_85D	USB USB_EXT_B_N 13 78 83
	USB_NC	USB_85D	NC USB_EXT_DP 84
	USB_NC	USB_85D	NC USB_EXT_DN 84
	USB_BT	USB_85D	USB USB_BT_P 13 33
	USB_BT	USB_85D	USB USB_BT_N 13 33
		USB_85D	USB USB_BT_CONN_P 33 83
		USB_85D	USB USB_BT_CONN_N 33 83
	USB_NC	USB_85D	NC USB_IRP 84
	USB_NC	USB_85D	NC USB_IRN 84
	USB_TPAD	USB_85D	USB USB_TPAD_P 13 38
	USB_TPAD	USB_85D	USB USB_TPAD_N 13 38
		USB_85D	USB USB_TPAD_R_P 38
		USB_85D	USB USB_TPAD_R_N 38
	PCH_USB_RB1AS	PCH_USB_RB1AS	USB USB_RB1AS PCH USB RB1AS 13
	USB3_EXT_A_RX	USB_85D	USB3 USB3_EXT_A_D2R_P 13 37
	USB3_EXT_A_RX	USB_85D	USB3 USB3_EXT_A_D2R_N 13 37
		USB_85D	USB3 USB3_EXT_A_D2R_C_P 84
		USB_85D	USB3 USB3_EXT_A_D2R_C_N 84
	USB3_EXT_A_TX	USB_85D	USB3 USB3_EXT_A_R2D_P 37
	USB3_EXT_A_TX	USB_85D	USB3 USB3_EXT_A_R2D_N 37
		USB_85D	USB3 USB3_EXT_A_R2D_C_P 13 37
		USB_85D	USB3 USB3_EXT_A_R2D_C_N 13 37
	USB3_EXT_B_RX	USB_85D	USB3 USB3_EXT_B_D2R_P 13 78 83
	USB3_EXT_B_RX	USB_85D	USB3 USB3_EXT_B_D2R_N 13 78 83
		USB_85D	USB3 USB3_EXT_B_D2R_C_P 84
		USB_85D	USB3 USB3_EXT_B_D2R_C_N 84
	USB3_EXT_B_TX	USB_85D	USB3 USB3_EXT_B_R2D_P 78 83
	USB3_EXT_B_TX	USB_85D	USB3 USB3_EXT_B_R2D_N 78 83
		USB_85D	USB3 USB3_EXT_B_R2D_C_P 13 78
		USB_85D	USB3 USB3_EXT_B_R2D_C_N 13 78
	NC_USB3	USB_85D	NC USB3_EXT_C_D2RP 84
	NC_USB3	USB_85D	NC USB3_EXT_C_D2RN 84
		USB_85D	NC USB3_EXT_C_R2D_CP 84
		USB_85D	NC USB3_EXT_C_R2D_CN 84
	NC_USB3	USB_85D	NC USB3_EXT_D_D2RP 84
	NC_USB3	USB_85D	NC USB3_EXT_D_D2RN 84
		USB_85D	NC USB3_EXT_D_R2D_CP 84
		USB_85D	NC USB3_EXT_D_R2D_CN 84

Clock Net Properties

		NET_TYPE	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW SYSCLK_CLK32K_RTC 11 19
	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_SB 11 19
		CLK_25M_45S	CLK_25M SYSCLK_CLK25M_SB_R 11
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_CAMERA 19 36
	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_TBT 19 28
		CLK_25M_45S	CLK_25M SYSCLK_CLK25M_TBT_R 28

SYNC_MASTER=CLEAN_345		SYNC_DATE=04/26/2013	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	112 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	87 OF 94
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	*	=2X_DIELECTRIC	?

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_25AME	*	=2X_DIELECTRIC	?	PCIE_25AME	TOP, BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?	PCIE_TXRX	TOP, BOTTOM	=10X_DIELECTRIC	?
PCIE_20THER	*	=4X_DIELECTRIC	?	PCIE_20THER	TOP, BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?	PCIE_2CLK	TOP, BOTTOM	=18X_DIELECTRIC	?
PCIECLK_20THER	*	=7X_DIELECTRIC	?	PCIECLK_20THER	TOP, BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_20THOR
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_20THOR

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	13 49 49 79 83
LPC_FRAME_I	LPC_45S	LPC	LPC FRAME L	13 49 49 79 83
LPC_RESET_I	LPC_45S	LPC	LPC RESET L	20
SMBUS_PCH_CLK	SMB_45S	SMB	SMBUS PCH CLK	13 43 83
SMBUS_PCH_DATA	SMB_45S	SMB	SMBUS PCH DATA	13 43 83
SMBUS_PCH_0_CLK	SMB_45S	SMB	SML PCH 0 CLK	13 43
SMBUS_PCH_0_DATA	SMB_45S	SMB	SML PCH 0 DATA	13 43
SMBUS_PCH_1_CLK	SMB_45S	SMB	SML PCH 1 CLK	13 43
SMBUS_PCH_1_DATA	SMB_45S	SMB	SML PCH 1 DATA	13 43
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT_CLK	11 51
HDA_BIT_CLK_R	HDA_45S	HDA	HDA BIT_CLK R	11
HDA_SYNC	HDA_45S	HDA	HDA SYNC	11 51
HDA_SYNC_R	HDA_45S	HDA	HDA SYNC R	11
HDA_RST_I	HDA_45S	HDA	HDA RST R L	11
HDA_RST_L	HDA_45S	HDA	HDA RST L	11 51
HDA_SDIN0	HDA_45S	HDA	HDA SDIN0	11 51
HDA_SDIN0_R	HDA_45S	HDA	CS4208 HDA SDOUT0 R	51
HDA_SDOUT	HDA_45S	HDA	HDA SDOUT	11 51
HDA_SDOUT_R	HDA_45S	HDA	HDA SDOUT R	11 19
SPT_CLK	SPT_45S	SPT	SPI CLK R	13 49
SPT_CLK	SPT_45S	SPT	SPI CLK	49
SPT_MOST	SPT_45S	SPT	SPI MOSTI R	13 49
SPT_MOST	SPT_45S	SPT	SPI MOSI	49
SPT_MISO	SPT_45S	SPT	SPI MISO	13 49
SPT_CS0	SPT_45S	SPT	SPI CS0 R L	13 49
SPT_CS0	SPT_45S	SPT	SPI CS0 L	49
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C P	20 78 83
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C N	20 78 83
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R P	20 78 83
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R N	20 78 83
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D P	33 83
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D N	33 83
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C P	13 33
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C N	13 33
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D PI P	33
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D PI N	33
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R P	13 33
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R N	13 33
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI P	33 83
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI N	33 83
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D P	35 36
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D N	35 36
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C P	13 36
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C N	13 36
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R P	13 36
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R N	13 36
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C P	35 36
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C N	35 36
PCH_LPC_CLK0	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC R	11 19
PCH_LPC_CLK0	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC	19 40
PCH_LPC_CLK0	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS	19 49 83
PCH_LPC_CLK0	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS R	11 19
PCIE_CLK100M	CPU_45S	CLK_PCTE	PCH CLK33M PCIIIN	11 19
PCIE_CLK100M	CPU_45S	CLK_PCTE	PCH CLK14P3M REFCLK	11
PCIE_CLK100M	CPU_45S	CLK_PCTE	PCH CLK33M PCTIOUT	11 19
PCIE_CLK100M_PCH	CLK_PCTE_85D	CLK_PCTE	PCIE CLK100M PCH P	11
PCIE_CLK100M_PCH	CLK_PCTE_85D	CLK_PCTE	PCIE CLK100M PCH N	11
PCIE_CLK100M_TBT	CLK_PCTE_85D	CLK_PCTE	PCIE CLK100M TBT P	11 28
PCIE_CLK100M_TBT	CLK_PCTE_85D	CLK_PCTE	PCIE CLK100M TBT N	11 28
PCIE_CLK100M_DOT	CLK_PCTE_85D	CLK_PCTE	PCH CLK96M DOT P	11
PCIE_CLK100M_DOT	CLK_PCTE_85D	CLK_PCTE	PCH CLK96M DOT N	11
PCIE_CLK100M_SATA	PCIE_85D	CLK_PCTE	PCH CLK100M SATA P	11
PCIE_CLK100M_SATA	PCIE_85D	CLK_PCTE	PCH CLK100M SATA N	11
PEG_CLK100M	PEG_80D	CLK_PCTE	PEG CLK100M P	68 82 83

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
H031	PCH_PM_NET	PCH_45S	PCH_SF	PCH_INTRUDER L 11
H032	PCH_PM_NET	PCH_45S	PCH_SF	PCH_INTVRMEN L 11
H033	PCH_PM_NET	PCH_45S	PCH_SF	PCH_DSWMRMEN 12
H034	PCH_PM_NET	PCH_45S	PCH_SF	PCH_SRTRCRST L 11
H035	PCH_PM_NET	PCH_45S	PCH_SF	PM_RSMRST L 12 65 83
H036	PCH_PM_NET	PCH_45S	PCH_SF	PM_SYSRST L 12 19 48 83
H037	PCH_PM_NET	PCH_45S	PCH_SF	PM_PCH_PWROK 12 19 83
H038	PCH_PM_NET	PCH_45S	PCH_SF	PM_PCH_APWROK 12 19
H039	PCH_PM_NET	PCH_45S	PCH_SF	PM_DSW_PWRGD 12 48 83
H040	PCH_PM_NET	PCH_45S	PCH_SF	PM_PCH_SYS_PWROK 12 18 19 48 83
H041	PCH_PM_NET	PCH_45S	PCH_SF	PM_PWRBTN L 12 18 48
H042	PCH_PM_NET	PCH_45S	PCH_SF	PM_THRMTRIP L R 14 41
H043	PCH_PCIE_WAKE	PCH_45S	PCH_SF	PCIE_WAKE L 12 33 35 83
H044	PCH_PM_NET	PCH_45S	PCH_SF	PCH_RCIN L 14
H045	PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE_SSD_D2R P<3..0> 13 34
H046	PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE_SSD_D2R N<3..0> 13 34
H047	PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE_SSD_R2D C P<3..0> 13 34
H048	PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE_SSD_R2D C N<3..0> 13 34
H049	PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE_SSD_R2D P<3..0> 34
H050	PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE_SSD_R2D N<3..0> 34

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTRL2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_20THER
MEM_*_DQS_*	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to cClock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK P<0> 7 23 27
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK N<0> 7 23 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK P<1> 7 24 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK N<1> 7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A CKE<0> 7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A CKE<1> 7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A CS L<0> 7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A CS L<1> 7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A ODT<0> 7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A ODT<1> 7 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0> 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0> 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L 7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L 7 23 24 27
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0	MEM A DQ<7..0> 7 23 24
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1	MEM A DQ<15..8> 7 23 24
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2	MEM A DQ<23..16> 7 23 24
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3	MEM A DQ<31..24> 7 23 24
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4	MEM A DQ<39..32> 7 23 24
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5	MEM A DQ<47..40> 7 23 24
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6	MEM A DQ<55..48> 7 23 24
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7	MEM A DQ<63..56> 7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM A DQS P<0> 7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM A DQS N<0> 7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM A DQS P<1> 7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM A DQS N<1> 7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM A DQS P<2> 7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM A DQS N<2> 7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM A DQS P<3> 7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM A DQS N<3> 7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM A DQS P<4> 7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM A DQS N<4> 7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM A DQS P<5> 7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM A DQS N<5> 7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM A DQS P<6> 7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM A DQS N<6> 7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM A DQS P<7> 7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM A DQS N<7> 7 23 24
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK P<0> 7 25 27
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK N<0> 7 25 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK P<1> 7 26 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK N<1> 7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B CKE<0> 7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B CKE<1> 7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B CS L<0> 7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B CS L<1> 7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B ODT<0> 7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B ODT<1> 7 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0> 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0> 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L 7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L 7 25 26 27
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0	MEM B DQ<7..0> 7 25 26
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1	MEM B DQ<15..8> 7 25 26
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2	MEM B DQ<23..16> 7 25 26
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3	MEM B DQ<31..24> 7 25 26
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4	MEM B DQ<39..32> 7 25 26
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5	MEM B DQ<47..40> 7 25 26
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6	MEM B DQ<55..48> 7 25 26
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7	MEM B DQ<63..56> 7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM B DQS P<0> 7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM B DQS N<0> 7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM B DQS P<1> 7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM B DQS N<1> 7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM B DQS P<2> 7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM B DQS N<2> 7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM B DQS P<3> 7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM B DQS N<3> 7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM B DQS P<4> 7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM B DQS N<4> 7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM B DQS P<5> 7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM B DQS N<5> 7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM B DQS P<6> 7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM B DQS N<6> 7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM B DQS P<7> 7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM B DQS N<7> 7 25 26
		MEM_PWR	PPVREF S3 MEM VREFD0 A 22 23 24 82 86
		MEM_PWR	PPVREF S3 MEM VREFCA A 22 23 24 82 86
		MEM_PWR	PP1V35 S3 MEM 81

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	114 OF 119
		SHEET	89 OF 94

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_850	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICK_20THER	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICK_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS20WNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_20THERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_20THER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	PP1V35_CAM
		S2_MEM_PWR	PP0V675_CAM_VREF
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	
		051-0675	
		SIZE	
		D	
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		dvt	
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		116 OF 119	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		91 OF 94	
IV ALL RIGHTS RESERVED			



SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SMBUS_SMC_2_S3_SCL	SMB_45S	SMR	SMBUS_SMC_2_S3_SCL	40 43
 SMBUS_SMC_2_S3_SDA	SMB_45S	SMR	SMBUS_SMC_2_S3_SDA	40 43
 SMBUS_SMC_1_S0_SCL	SMB_45S	SMR	SMBUS_SMC_1_S0_SCL	40 43
 SMBUS_SMC_1_S0_SDA	SMB_45S	SMR	SMBUS_SMC_1_S0_SDA	40 43
 SMBUS_SMC_0_S0_SCL	SMB_45S	SMR	SMBUS_SMC_0_S0_SCL	40 43
 SMBUS_SMC_0_S0_SDA	SMB_45S	SMR	SMBUS_SMC_0_S0_SDA	40 43
 SMBUS_SMC_5_SCL	SMB_45S	SMR	SMBUS_SMC_5_g3_SCL	40 43 B3
 SMBUS_SMC_5_SDA	SMB_45S	SMR	SMBUS_SMC_5_g3_SDA	40 43 B3
 SMBUS_SMC_3_SCL	SMB_45S	SMR	SMBUS_SMC_3_SCL	40 42
 SMBUS_SMC_3_SDA	SMB_45S	SMR	SMBUS_SMC_3_SDA	40 42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 CHGR_CSI	1T01_DIEFPATR		CHGR_CSI_P	56
	1T01_DIEFPATR		CHGR_CSI_N	56
 CHGR_CS0	1T01_DIEFPATR		CHGR_CS0_P	56
	1T01_DIEFPATR		CHGR_CS0_N	56

SYNC_MASTER=CLEAN_J45

SYNC_DATE=04/26/2013

PAGE TITLE

SMC Constraints

 Apple Inc.

DRAWING NUMBER

051-0675

SIZE

D

REVISION

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

dvt

PAGE

117 OF 119

SHEET

92 OF 94

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	"	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_50S	"	=1:1_DIFFPAIR	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	"	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	"	=1:1_DIFFPAIR	0.1 MM	0.1 MM	16 MM	0.1 MM	0.1 MM
THERM_45S_CPUVIDNSG1	"	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	"	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_45S	"	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2961
GND	PCIE_*	*	GND_P2961
GND	SATA_*	*	GND_P2961
USB	GND	*	GND_P2961
CLK_PCIE	SB_POWER	*	PwR_P2961
SB_POWER	SATA_*	*	PwR_P2961
USB	SB_POWER	*	PwR_P2961

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

J15 Specific Net Properties

ELECTRICAL CONSTRAINT SET		MET. TYPE		
		PHYSICAL	SPACING	
H400	SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_CPUDDR_P
H401	SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_CPUDDR_N
H402	SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_CPU_DDR_R_P
H403	SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_CPU_DDR_R_N
H404	SENSE_DIEFPATR	THERM_1T01_45S	THERM	CPUTHMSNS_D2_P
H405	SENSE_DIEFPATR	THERM_1T01_45S	THERM	CPUTHMSNS_D2_N
H406	SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_LCD_PANEL_P
H407	SENSE_DIEFPATR	THERM_1T01_45S	THERM	ISNS_LCD_PANEL_N
H408	SENSE_DIEFPATR	THERM_1T01_45S	THERM	DDR3THMSNS_D1_P
H409	SENSE_DIEFPATR	THERM_1T01_45S	THERM	DDR3THMSNS_D1_N
H410	SENSE_DIEFPATR	THERM_1T01_45S	THERM	GPUTHMSNS_D_P
H411	SENSE_DIEFPATR	THERM_1T01_45S	THERM	GPUTHMSNS_D_N
H412	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_P
H413	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_N
H414	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_R_P
H415	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_R_N
H416	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_P
H417	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_N
H418	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_R_P
H419	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_R_N
H420	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N
H421	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P
H422	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_GPUFB_R_P
H423	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_GPUFB_R_N
H424	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	GPUFB_CS_P
H425	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	GPUFB_CS_N
H426	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER5V_P
H427	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER5V_N
H428	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER3V3_P
H429	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER3V3_N
H430	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P
H431	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N
H432	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	P1V05_GPU_CS_P
H433	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	P1V05_GPU_CS_N
H434	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_HS_GPU_P
H435	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_HS_GPU_N
H436	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	CPUVR_ISNS_P
H437	SENSE_DIEFPATR	SENSE_1T01_45S	SENSE	CPUVR_ISNS_N
H438	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_PP1V0_S0GPU_R_P
H439	SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_PP1V0_S0GPU_R_N
H440	SENSE_DIEFPATR	THERM_1T01_45S	THERM	P1V05_GPU_PEX_IOVDD_SNS_P
H441	SENSE_DIEFPATR	THERM_1T01_45S	THERM	P1V05_GPU_PEX_IOVDD_SNS_N
H442	SENSE_DIEFPATR	THERM_45S_CPUVRTSNS1	THERM	CPUVR_ISNS1_P
H443	SENSE_DIEFPATR	THERM_45S_CPUVRTSNS1	THERM	CPUVR_ISNS1_N
H444	SENSE_DIEFPATR	THERM_45S_CPUVRTSNS1	THERM	CPUVR_ISNS2_P
H445	SENSE_DIEFPATR	THERM_45S_CPUVRTSNS1	THERM	CPUVR_ISNS2_N
H446	SENSE_DIEFPATR	THERM_45S_CPUVRTSNS1	THERM	CPUVR_ISNS3_P
H447	SENSE_DIEFPATR	THERM_45S_CPUVRTSNS1	THERM	CPUVR_ISNS3_N
H448	SENSE_DIEFPATR	THERM_1T01_45S	THERM	CPUVR_ISUM_R_P
H449	SENSE_DIEFPATR	THERM_1T01_45S	THERM	CPUVR_ISUM_R_N
H450	SENSE_DIEFPATR	THERM_1T01_55S	THERM	GFXIMVP_ISNS2_P
H451	SENSE_DIEFPATR	THERM_1T01_55S	THERM	GFXIMVP_ISNS2_N
H452	SENSE_DIEFPATR	THERM_1T01_55S	THERM	GFXIMVP_ISNS1_P
H453	SENSE_DIEFPATR	THERM_1T01_55S	THERM	GFXIMVP_ISNS1_N
H454	SENSE_DIEFPATR	THERM_1T01_55S	THERM	GPU_TDIODE_P
H455	SENSE_DIEFPATR	THERM_1T01_55S	THERM	GPU_TDIODE_N
H456	SENSE_DIEFPATR	40_OHM_SF	THERM	GPUVCORE_SENSE_P
H457	SENSE_DIEFPATR	40_OHM_SF	THERM	GPUVCORE_SENSE_N

R400	AUDTO_DTFEPATR	AUDIOIDIFF	AUDTO	ISNS TBT N	45
R400	AUDTO_DTFEPATR	AUDIOIDIFF	AUDTO	ISNS TBT P	45
R207		AUDIOIDIFF	AUDTO	ISNS TBT R N	45
R207		AUDIOIDIFF	AUDTO	ISNS TBT R P	45
R446	SENSE_DTFEPATR	THERM_1T01_45S	THERM	ISNS SSD P	45
R447		THERM_1T01_45S	THERM	ISNS SSD N	45
R447	SENSE_DTFEPATR	THERM_1T01_45S	THERM	ISNS SSD R P	45
R448		THERM_1T01_45S	THERM	ISNS SSD R N	45
R448	SENSE_DTFEPATR	THERM_1T01_45S	THERM	P1V05S0 CS P	61
R450		THERM_1T01_45S	THERM	P1V05S0 CS N	61
R450	SENSE_DTFEPATR	THERM_1T01_45S	THERM	P1V05S0 SENSE P	61
R450		THERM_1T01_45S	THERM	P1V05S0 SENSE N	61
R450	SENSE_DTFEPATR	THERM_1T01_45S	THERM	TBT THERMD P	47
R450		THERM_1T01_45S	THERM	TBT THERMD N	47
R455	AUDTO_DTFEPATR	AUDIOIDIFF	AUDTO	CHGR CSI R P	56
R456		AUDIOIDIFF	AUDTO	CHGR CSI R N	56
R457	AUDTO_DTFEPATR	AUDIOIDIFF	AUDTO	CHGR CS0 R P	56
R458		AUDIOIDIFF	AUDTO	CHGR CS0 R N	56
R540	SENSE_DTFEPATR	SENSE_1T01_45S	SENSE	ISNS S2 P	46
R541	SENSE_DTFEPATR	SENSE_1T01_45S	SENSE	ISNS S2 N	46
R541	SENSE_DTFEPATR	SENSE_1T01_45S	SENSE	ISNS S2 R P	46
R541	SENSE_DTFEPATR	SENSE_1T01_45S	SENSE	ISNS S2 R N	46

J15 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL	NET_TYPE	SPACING	
		AUDIOTDIFF	AUDIO	AUD SPKRAMP RSUBIN P	52
		AUDIOTDIFF	AUDIO	AUD SPKRAMP RSUBIN N	52
		AUDIOTDIFF	AUDIO	AUD SPKRAMP LSUBIN P	52
		AUDIOTDIFF	AUDIO	AUD SPKRAMP LSUBIN N	52
		AUDIOTDIFF	AUDIO	RSUBIN P	52
		AUDIOTDIFF	AUDIO	RSUBIN N	52
		AUDIOTDIFF	AUDIO	LSUBIN P	52
		AUDIOTDIFF	AUDIO	LSUBIN N	52
	AUDIO_DIFFEPAIR	AUDIOTDIFF	AUDIO	AUD L02 R P	50 52
	AUDIO_DIFFEPAIR	AUDIOTDIFF	AUDIO	AUD L02 R N	50 52
	AUDIO_DIFFEPAIR	AUDIOTDIFF	AUDIO	AUD L02 L P	50 52
	AUDIO_DIFFEPAIR	AUDIOTDIFF	AUDIO	AUD L02 L N	50 52
		AUDIOTDIFF	AUDIO	AUD SPKRAMP RIN P	52
		AUDIOTDIFF	AUDIO	AUD SPKRAMP RIN N	52
		AUDIOTDIFF	AUDIO	AUD SPKRAMP LIN P	52
		AUDIOTDIFF	AUDIO	AUD SPKRAMP LIN N	52
		AUDIOTDIFF	AUDIO	SPKRAMP RIN P	52
		AUDIOTDIFF	AUDIO	SPKRAMP RIN N	52
		AUDIOTDIFF	AUDIO	SPKRAMP LIN P	52
		AUDIOTDIFF	AUDIO	SPKRAMP LIN N	52
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN SL OUT P	52 54 83
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN SL OUT N	52 54 83
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN SR OUT P	52 54 83
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN SR OUT N	52 54 83
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN L OUT P	52 54 83
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN L OUT N	52 54 83
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN R OUT P	52 54 83
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN R OUT N	52 54 83
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	AUD MIC IN1 R P	
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	AUD MIC IN1 R N	
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	CODEC HS MIC P	50
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	CODEC HS MIC N	50
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	AUD MIC IN1 L P	
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	AUD MIC IN1 L N	
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	AUD HS MIC P	53 54
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	AUD HS MIC N	53 54
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	HS MIC P	50 53
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	HS MIC N	50 53
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	AUD CONN HS MIC P	
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	AUD CONN HS MIC N	
	AUDIO_DIFFEPAIR	AUDIOTDIFF	AUDIO	AUD L03 R P	50 52
	AUDIO_DIFFEPAIR	AUDIOTDIFF	AUDIO	AUD L03 R N	50 52
	AUDIO_DIFFEPAIR	AUDIOTDIFF	AUDIO	AUD L03 L P	50 52
	AUDIO_DIFFEPAIR	AUDIOTDIFF	AUDIO	AUD L03 L N	50 52
			SR_POWER	PP3V3 S5	81 83
			SB_POWER	PP3V3 S0	81 83
			SB_POWER	PP1V35 S3RS0 CPUDDR	81

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	118 OF 119
		SHEET	93 OF 94

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE_ADJ	=45_OHM_SE_ADJ	=45_OHM_SE_ADJ	=45_OHM_SE_ADJ	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	TOP, BOTTOM	=5x_DIELECTRIC	?
GDDR5_CMD	TOP, BOTTOM	=4x_DIELECTRIC	?
GDDR5_DATA	TOP, BOTTOM	=5x_DIELECTRIC	?
GDDR5_EDC	TOP, BOTTOM	=5x_DIELECTRIC	?

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
E100	FB_A0_CLK	GDDR5_80D	GDDR5_CLK
E100	FB_A0_CLK	GDDR5_80D	GDDR5_CLK
E100	FB_A1_CLK	GDDR5_80D	GDDR5_CLK
E100	FB_A1_CLK	GDDR5_80D	GDDR5_CLK
E100	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD
E100	FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD
E100	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD
E100	FB_A0_EDC0	GDDR5_45SE	GDDR5_ENC
E100	FB_A0_EDC1	GDDR5_45SE	GDDR5_ENC
E100	FB_A0_EDC2	GDDR5_45SE	GDDR5_ENC
E100	FB_A0_EDC3	GDDR5_45SE	GDDR5_ENC
E100	FB_A1_EDC0	GDDR5_45SE	GDDR5_ENC
E100	FB_A1_EDC1	GDDR5_45SE	GDDR5_ENC
E100	FB_A1_EDC2	GDDR5_45SE	GDDR5_ENC
E100	FB_A1_EDC3	GDDR5_45SE	GDDR5_ENC
E100	FB_A0_DBI_I0	GDDR5_45SE	GDDR5_DATA
E100	FB_A0_DBI_I1	GDDR5_45SE	GDDR5_DATA
E100	FB_A0_DBI_I2	GDDR5_45SE	GDDR5_DATA
E100	FB_A0_DBI_I3	GDDR5_45SE	GDDR5_DATA
E100	FB_A1_DBI_I0	GDDR5_45SE	GDDR5_DATA
E100	FB_A1_DBI_I1	GDDR5_45SE	GDDR5_DATA
E100	FB_A1_DBI_I2	GDDR5_45SE	GDDR5_DATA
E100	FB_A1_DBI_I3	GDDR5_45SE	GDDR5_DATA
E100	FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD
E100	FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD
E100	FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD
E100	FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD
E100	FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD
E100	FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD
E100	FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD
E100	FB_A0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA
E100	FB_A0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA
E100	FB_A0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA
E100	FB_A0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA
E100	FB_A1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA
E100	FB_A1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA
E100	FB_A1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA
E100	FB_A1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA
E100	FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD
E100	FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD
F0	FB_A0_CLK_P		FB_A0_CLK_P
F0	FB_A0_CLK_N		FB_A0_CLK_N
F0	FB_A1_CLK_P		FB_A1_CLK_P
F0	FB_A1_CLK_N		FB_A1_CLK_N
F0	FB_A0_A<8..0>		FB_A0_A<8..0>
F0	FB_A1_A<8..0>		FB_A1_A<8..0>
F0	FB_A0_ABT_L		FB_A0_ABT_L
F0	FB_A1_ABT_L		FB_A1_ABT_L
F0	FB_A0_RAS_L		FB_A0_RAS_L
F0	FB_A1_RAS_L		FB_A1_RAS_L
F0	FB_A0_CAS_L		FB_A0_CAS_L
F0	FB_A1_CAS_L		FB_A1_CAS_L
F0	FB_A0_WE_L		FB_A0_WE_L
F0	FB_A1_WE_L		FB_A1_WE_L
F0	FB_A0_CKE_L		FB_A0_CKE_L
F0	FB_A1_CKE_L		FB_A1_CKE_L
F0	FB_A0_CS_L		FB_A0_CS_L
F0	FB_A1_CS_L		FB_A1_CS_L
F0	FB_A0_EDC<0>		FB_A0_EDC<0>
F0	FB_A0_EDC<1>		FB_A0_EDC<1>
F0	FB_A0_EDC<2>		FB_A0_EDC<2>
F0	FB_A0_EDC<3>		FB_A0_EDC<3>
F0	FB_A1_EDC<0>		FB_A1_EDC<0>
F0	FB_A1_EDC<1>		FB_A1_EDC<1>
F0	FB_A1_EDC<2>		FB_A1_EDC<2>
F0	FB_A1_EDC<3>		FB_A1_EDC<3>
F0	FB_A0_DBI_L<0>		FB_A0_DBI_L<0>
F0	FB_A0_DBI_L<1>		FB_A0_DBI_L<1>
F0	FB_A0_DBI_L<2>		FB_A0_DBI_L<2>
F0	FB_A0_DBI_L<3>		FB_A0_DBI_L<3>
F0	FB_A1_DBI_L<0>		FB_A1_DBI_L<0>
F0	FB_A1_DBI_L<1>		FB_A1_DBI_L<1>
F0	FB_A1_DBI_L<2>		FB_A1_DBI_L<2>
F0	FB_A1_DBI_L<3>		FB_A1_DBI_L<3>
F0	FB_A0_WCLK_P<0>		FB_A0_WCLK_P<0>
F0	FB_A0_WCLK_N<0>		FB_A0_WCLK_N<0>
F0	FB_A0_WCLK_P<1>		FB_A0_WCLK_P<1>
F0	FB_A0_WCLK_N<1>		FB_A0_WCLK_N<1>
F0	FB_A1_WCLK_P<0>		FB_A1_WCLK_P<0>
F0	FB_A1_WCLK_N<0>		FB_A1_WCLK_N<0>
F0	FB_A1_WCLK_P<1>		FB_A1_WCLK_P<1>
F0	FB_A1_WCLK_N<1>		FB_A1_WCLK_N<1>
F0	FB_A0_DQ<7..0>		FB_A0_DQ<7..0>
F0	FB_A0_DQ<15..8>		FB_A0_DQ<15..8>
F0	FB_A0_DQ<23..16>		FB_A0_DQ<23..16>
F0	FB_A0_DQ<31..24>		FB_A0_DQ<31..24>
F0	FB_A1_DQ<7..0>		FB_A1_DQ<7..0>
F0	FB_A1_DQ<15..8>		FB_A1_DQ<15..8>
F0	FB_A1_DQ<23..16>		FB_A1_DQ<23..16>
F0	FB_A1_DQ<31..24>		FB_A1_DQ<31..24>
F0	FB_A0_RESET_L		FB_A0_RESET_L
F0	FB_A1_RESET_L		FB_A1_RESET_L

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
FE97	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
FE97	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
FE97	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
FE97	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
FE98	FB_B0_CMD	GDDR5_455F	GDDR5_CMD	FB B0 A<8..0>
FE98	FB_B1_CMD	GDDR5_455F	GDDR5_CMD	FB B0 A<8..0>
FE98	FB_B0_CMD	GDDR5_455F	GDDR5_CMD	FB B0 ABI L
FE98	FB_B1_CMD	GDDR5_455F	GDDR5_CMD	FB B1 ABI L
FE98	FB_B0_CMD	GDDR5_455F	GDDR5_CMD	FB B0 RAS L
FE98	FB_B1_CMD	GDDR5_455F	GDDR5_CMD	FB B1 RAS L
FE98	FB_B0_CMD	GDDR5_455F	GDDR5_CMD	FB B0 CAS L
FE98	FB_B1_CMD	GDDR5_455F	GDDR5_CMD	FB B1 CAS L
FE98	FB_B0_CMD	GDDR5_455F	GDDR5_CMD	FB B0 WE L
FE98	FB_B1_CMD	GDDR5_455F	GDDR5_CMD	FB B1 WE L
FE98	FB_B0_CMD_R	GDDR5_455F	GDDR5_CMD	FB B0 CKE L
FE98	FB_B1_CMD_R	GDDR5_455F	GDDR5_CMD	FB B1 CKE L
FE98	FB_B0_CMD	GDDR5_455F	GDDR5_CMD	FB B0 CS L
FE98	FB_B1_CMD	GDDR5_455F	GDDR5_CMD	FB B1 CS L
FE98	FB_B0_EDC0	GDDR5_455F	GDDR5_EDC	FB B0 EDC<0>
FE98	FB_B0_EDC1	GDDR5_455F	GDDR5_EDC	FB B0 EDC<1>
FE98	FB_B0_EDC2	GDDR5_455F	GDDR5_EDC	FB B0 EDC<2>
FE98	FB_B0_EDC3	GDDR5_455F	GDDR5_EDC	FB B0 EDC<3>
FE98	FB_B1_EDC0	GDDR5_455F	GDDR5_EDC	FB B1 EDC<0>
FE98	FB_B1_EDC1	GDDR5_455F	GDDR5_EDC	FB B1 EDC<1>
FE98	FB_B1_EDC2	GDDR5_455F	GDDR5_EDC	FB B1 EDC<2>
FE98	FB_B1_EDC3	GDDR5_455F	GDDR5_EDC	FB B1 EDC<3>
FE98	FB_B0_DBI_I0	GDDR5_455F	GDDR5_DATA	FB B0 DBI L<0>
FE98	FB_B0_DBI_I1	GDDR5_455F	GDDR5_DATA	FB B0 DBI L<1>
FE98	FB_B0_DBI_I2	GDDR5_455F	GDDR5_DATA	FB B0 DBI L<2>
FE98	FB_B0_DBI_I3	GDDR5_455F	GDDR5_DATA	FB B0 DBI L<3>
FE98	FB_B1_DBI_I0	GDDR5_455F	GDDR5_DATA	FB B1 DBI L<0>
FE98	FB_B1_DBI_I1	GDDR5_455F	GDDR5_DATA	FB B1 DBI L<1>
FE98	FB_B1_DBI_I2	GDDR5_455F	GDDR5_DATA	FB B1 DBI L<2>
FE98	FB_B1_DBI_I3	GDDR5_455F	GDDR5_DATA	FB B1 DBI L<3>
FE98	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<0>
FE98	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<0>
FE98	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<1>
FE98	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<1>
FE98	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<0>
FE98	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<0>
FE98	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<1>
FE98	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<1>
FE98	FB_B0_DQ_RYTE0	GDDR5_455F	GDDR5_DATA	FB B0 DQ<7..0>
FE98	FB_B0_DQ_RYTE1	GDDR5_455F	GDDR5_DATA	FB B0 DQ<15..8>
FE98	FB_B0_DQ_RYTE2	GDDR5_455F	GDDR5_DATA	FB B0 DQ<23..16>
FE98	FB_B0_DQ_RYTE3	GDDR5_455F	GDDR5_DATA	FB B0 DQ<31..24>
FE98	FB_B1_DQ_RYTE0	GDDR5_455F	GDDR5_DATA	FB B1 DQ<7..0>
FE98	FB_B1_DQ_RYTE1	GDDR5_455F	GDDR5_DATA	FB B1 DQ<15..8>
FE98	FB_B1_DQ_RYTE2	GDDR5_455F	GDDR5_DATA	FB B1 DQ<23..16>
FE98	FB_B1_DQ_RYTE3	GDDR5_455F	GDDR5_DATA	FB B1 DQ<31..24>
FE98	FB_B0_CMD_R	GDDR5_455F	GDDR5_CMD	FB B0 RESET L
FE98	FB_B1_CMD_R	GDDR5_455F	GDDR5_CMD	FB B1 RESET L

MUXGFX & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		PHYSSIG	NET_TYP	SPACING	
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>	67 79 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>	67 79 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT ML F P<3..0>	67 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT ML F N<3..0>	67 86
REGD	DP_INT_MI	DP_85D	DISPLAYPORT	DP INT ML P<3..0>	67 83 86
REGD	DP_INT_MI	DP_85D	DISPLAYPORT	DP INT ML N<3..0>	67 83 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT AUXCH C P	67 79 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT AUXCH C N	67 79 86
REGD	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP INT AUX P	67 83 86
REGD	DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP INT AUX N	67 83 86
REGD	DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT IG AUX P	79 82
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT IG AUX N	79 82
REGD	DP_INT_IG_MI	DP_85D	DISPLAYPORT	DP INT IG ML P<3..0>	79 82
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT IG ML N<3..0>	79 82
REGD	DP_INT_EG_AUX	DP_85D	DISPLAYPORT	DP INT EG AUX P	74 79
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT EG AUX N	74 79
REGD	DP_INT_EG_MI	DP_85D	DISPLAYPORT	DP INT EG ML P<3..0>	74 79
REGD	DP_85D	DP_85D	DISPLAYPORT	DP INT EG ML N<3..0>	74 79
REGD	DP_INT_EG_AUX	DP_85D	DISPLAYPORT	DP TBTSNK0 EG AUXCH P	74 80
REGD	DP_INT_EG_AUX	DP_85D	DISPLAYPORT	DP TBTSNK0 EG AUXCH N	74 80
REGD	DP_INT_EG_AUX1	DP_85D	DISPLAYPORT	DP TBTSNK1 EG AUXCH P	74 80
REGD	DP_INT_EG_AUX1	DP_85D	DISPLAYPORT	DP TBTSNK1 EG AUXCH N	74 80
REGD	TBTSNK0_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK0_AUXCH P	28 86
REGD	TBTSNK0_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK0_AUXCH N	28 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0_AUXCH C P	28 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0_AUXCH C N	28 86 86
REGD	TBTSNK1_AUXCH1	DP_85D	DISPLAYPORT	DP TBTSNK1_AUXCH P	28 86
REGD	TBTSNK1_AUXCH1	DP_85D	DISPLAYPORT	DP TBTSNK1_AUXCH N	28 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1_AUXCH C P	28 86 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1_AUXCH C N	28 86 86
REGD	DP_TBT_MI	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>	28 86
REGD	DP_TBT_MI	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>	28 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	28 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	28 86
REGD	DP_TBT_MI	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>	28 86
REGD	DP_TBT_MI	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>	28 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	28 86
REGD	DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	28 86

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
GPU_CLK27M	CLK_SLOW_50S	CLK_SLOW	GPU_OSC_27M_XTALIN	74	75
GPU_CLK27M	CLK_SLOW_50S	CLK_SLOW	GPU_OSC_27M_XTALOUT	74	75
GPU_CLK27M	CLK_SLOW_50S	CLK_SLOW	GPU_OSC_27M_XTAL_BUFFOUT_R	74	75
GPU_CLK27M	CLK_SLOW_50S	CLK_SLOW	GPU_OSC_27M_SSIN	74	
	1T01_DTEFFPATR		PEX_TSTCLK_0_P	68	
	1T01_DTEFFPATR		PEX_TSTCLK_0_N	68	
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_EG_DATA_C_P<2..0>	74	78
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_EG_DATA_C_N<2..0>	74	78
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_EG_CLK_C_P	74	78
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_EG_CLK_C_N	74	78

SYMC MASTER=SIDLE J15		SYMC DATE=09/02/2012	
PAGE TITLE			
GPU (Kepler) Constraints			
 Apple Inc.		DRAWING NUMBER	051-0675
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt
		PAGE	119 OF 119
		SHEET	94 OF 94