

<

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN, TOPSIDE, ALT, 341/343	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, 341/343	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, 311/313	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, 311/313	TBTCOVER	CRITICAL	
806-3216	1	CAN, NDP, 311/313	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, HLB, 311/313	USBCAN	CRITICAL	

SL0400
TH-NSP
1
SL-2.3X3.9-2.9X4.5

Schematic diagram of the 4x860-1327 circuit. It shows four circular components labeled Z0413, Z0410, Z0411, and Z0412. Each component is connected to a common central node. Z0413 and Z0410 are connected to the top node, while Z0411 and Z0412 are connected to the bottom node. Each connection is labeled 'STD0FF-4, 5001.52H-SM' with a '1' in a circle. A ground symbol is connected to the bottom node, labeled '4x 860-1327'.

Z0405
STDOFF-4.50D1.8H-SM
1
860-1327

Z0414
STDOFF-4.50D1.9H-SM
1
860-1327

Z0415
STDOFF-4.50D1.9H-SM
1
860-1327

DisplayPort Pogo USB/SD Card Pogo

CRITICAL
ZS0405
POGO-2.00D-3.6H-K86-K87

1 SM
870-1938

CRITICAL
ZS0406
POGO-2.00D-3.6H-K86-K87

1 SM
870-1938

SL0401
TH-NSP
1
SL-1.1X0.4-1.4X0.7

TH-NSP
1
SL-1.1X0.4-1.4X0.7

SL0403
TH-NSP
1
SL-1.1X0.4-1.4X0.7

TH-NSP
1
SL-1.1X0.4-1.4X0.7

SL-1.1X0.4-1.4X0.7

SL0405
TH-NSP
1
SL-1.1X0.45-1.4X0.7

1
SL-1.1X0.45-1.4X0.7


SL0404
TH-NSP
1
SL-1.1X0.4-1.4X0.7

TH-NSP
1
SL-1.1X0.4-1.4X0.7

1
SL-1.1X0.4-1.4X0.7

2x USB Connector

SYNCH MASTER=MASTER		SYNCH DATE=MASTER	
PAGE TITLE			
PD PARTS			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		4 OF 121	
		SHEET	
		4 OF 76	








A

















D

C

B

A





D


C


B

A

SLP_S0# Isolation








Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).


Pull-up on TBT page

Requires connection to SMC via 1K series R

SYNC MASTER=WILL_343		SYNC DATE=01/14/2013	
PAGE TITLE		PCH GPIO/MISC/LPIO	
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 16 OF 121	
		SHEET 15 OF 76	



SYNC MASTER=J43 MLB1		SYNC DATE=01/09/2013	
PAGE TITLE			
Chipset Support			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
Apple Inc.	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		19 OF 121	
SHEET		17 OF 76	



Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:
- =I2C_VREFDAC5_SCL
- =I2C_VREFDAC5_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) 7.77mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT

NOTE: MEMVREG and SPARE share a DAC output, cannot enable both at the same time!

RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

VRef Dividers


Always used, regardless of margining option.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V) 0.600V (DAC: 0x2E.5)		DDR3L (1.35V) 0.675V (DAC: 0x34)		1.200V (DAC: 0x5D)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)
VRef current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output


NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=141 MLB		SYNC DATE=02/12/2013	
PAGE TITLE		DDR3 VREF MARGINING	
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 22 OF 121	SHEET 19 OF 76


LPDDR3 CHANNEL A (0-31)



LPDDR3 CHANNEL A (32-63)



LPDDR3 CHANNEL B (0-31)



D



A



D

D

C

B

A





D

C

B

A





EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T29_RR

SYNC DATE=12/17/2015

Thunderbolt Host (2 of 2)

Apple Inc.

DRAWING NUMBER

<SCH_NUM> D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE

29 OF 121

SHEET

26 OF 76

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

Q2945
DMN5L06VK-7
SOT563

Q2945
DMN5L06VK-7
SOT563

TBT "POC" Power-up Reset

Page Notes

Power aliases required by this page:

- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

PPBUS_G3H

8-13V Input
Changes required
for 2S.

SI8409DB:

Vds(max): -30V


Vgs(max): +/-12V

Vgs(th): -1.4V


Rds(on): 46mOhm @ 4.5V Vgs

Id(max): 3.7A @ 70C


TBT 15V Boost Regulator





BATLOW# Isolation





SYNC MASTER=WILL_343		SYNC DATE=12/17/2012	
PAGE TITLE		TBT Power Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	30 OF 121
		SHEET	27 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




















NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J41 MLB

SYNC DATE=02/06/2013

PAGE TITLE

SMC

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

REVISION

<E4LABEL>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH


<BRANCH>


PAGE

50 OF 121

SHEET


37 OF 76






Top-Block Swap

SYNC MASTER=141 MLB		SYNC DATE=02/06/2013	
PAGE TITLE		SMC Project Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	52 OF 121
		SHEET	39 OF 76





Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

55 OF 121

SHEET

42 OF 76


SYNC MASTER=141 MLB

SYNC DATE=03/28/2013


Voltage & Load Side Current Sensing

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




ILDC :LCD Panel Current Sense / Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=141 MLB

SYNC DATE=03/28/2013

Debug Sensors 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
56 OF 121


SHEET
43 OF 76



TBT,MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=141 MLB

SYNC DATE=02/06/2013

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE


58 OF 121

SHEET

44 OF 76


FAN CONNECTOR







SYNC MASTER=YHARTANTO_344		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 121
		SHEET	46 OF 76


BOM_COST_GROUP=CPU_SUPPORT








SYNC MASTER=J43 MLB		SYNC DATE=09/14/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	71 OF 121
		SHEET	50 OF 76




Vout = 1.85V max
32A max output
f = 700kHz


SYNC MASTER=J41 MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	73 OF 121
		SHEET	52 OF 76



1.05V S0 Regulator




SYNC MASTER=141 MLB		SYNC DATE=05/21/2013	
PAGE TITLE		1.05V S0 Power Supply	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
*PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
*LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLTM,1/16W,10.2 OHM,0.1,0402,SM	R7717,R7718,R7719		BKLT:ENG
103S0198	3	RES,THIN FLTM,1/16W,10.2 OHM,0.1,0402,SM	R7720,R7721,R7722		BKLT:ENG



Keyboard Backlight Driver & Detection



Keyboard Backlight Connector



SYNC MASTER=143 MLB

SYNC DATE=09/13/2012

LCD/KBD Backlight Driver

Apple Inc.


<SCH_NUM> D

<E4LABEL>


<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

77 OF 121
56 OF 76



SYNC MASTER=143 MLB		SYNC DATE=10/04/2012	
PAGE TITLE		Misc Power Supplies	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	78 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

1.05V PCH HSI0 Switch

Part	SLG5AP1417V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

HSI0 has turn-on requirement of
<0.1V/ μ S ramp rate and
<65 μ S from EN to 95% (1.05V)

5V S0 Switch

Part	SLG5AP1438V
Type	Load Switch
R(on) @ 2.5V	15 mOhm Typ 17 mOhm Max
Current	2.5A

SYNC MASTER=141 MLB

SYNC DATE=02/06/2013

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
80 OF 121

SHEET
58 OF 76



Mobile System Power State Table							
State	SMC_ADAPTER_EN	SMC_PM_S3_ENABLE	SMC_S4_WAKE_SRC_EN	PM_SLP_S3_L	PM_SLP_S3_L	PM_SLP_S3_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S3AC)	1	1	1	0	0	0	0
Deep Sleep (S3)	0	1	0	0	0	0	0
Battery Off (S400AC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (S400)	1	0	0	0	0	0	0

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SYNC MASTER=143 MLB

PAGE TITLE

SYNC DATE=09/16/2012

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE

81 OF 121


SHEET

59 OF 76






SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2013	
PAGE TITLE		Left I/O (LI0) Connector	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	95 OF 121
		SHEET	61 OF 76



Functional Test Points

NO_TEST Nets



Unused nets with offpage

(Nets with offpages not used on this project)

SYNC MASTER=WILL_343 SYNC DATE=12/17/2012

PAGE TITLE

Func Test / No Test

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 104 OF 121

SHEET 64 OF 76

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_800	*	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4X_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_B00	*	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?	USB	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX20THERTX	USB3_TX20THERTX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX20THERRX	USB3_RX20THERRX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP, BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_20THERHS	USB3_20THER	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_20THERHS				
USB3_PCH_RX	*_RX	*	USB3_20THERHS				
USB3_PCH_TX	*	*	USB3_20THER				
USB3_PCH_RX	*	*	USB3_20THER				

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

[illegible]

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

SYNCH MASTER=CLEAN J43		SYNCH DATE=11/13/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. AND THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IF NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	112 OF 121
		SHEET	68 OF 76

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP, BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_455	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_455	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_455	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_B0D	*	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF	=B0_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_20THERHS	*	=4x_DIELECTRIC	?
DP_20THER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_20THERHS
DP_TX	*_RX	*	DP_20THERHS
DP_TX	*	*	DP_20THER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_455	LPC	LPC_AD<3..0>
	LPC_FRAME_L	LPC_455	LPC	LPC_FRAME_L
		LPC_455	LPC	LPCPLUS_RESET_L
	LPC_CLK33M	CLK LPC_455	CLK LPC	LPC_CLK24M_SMC
		CLK LPC_455	CLK LPC	LPC_CLK24M_SMC_R
	LPC_CLK33M	CLK LPC_455	CLK LPC	LPC_CLK24M_LPCPLUS
		CLK LPC_455	CLK LPC	LPC_CLK24M_LPCPLUS_R
	SMBUS_PCH_CLK	SMB_455_R_50S	SMB	SMBUS_PCH_CLK
	SMBUS_PCH_DATA	SMB_455_R_50S	SMB	SMBUS_PCH_DATA
	SMBUS_PCH_0_CLK	SMB_455_R_50S	SMB	SMB_PCH_0_CLK
	SMBUS_PCH_0_DATA	SMB_455_R_50S	SMB	SMB_PCH_0_DATA
	SMBUS_SMC_1_S0_SCL	SMB_455_R_50S	SMB	SMBUS_SMC_1_S0_SCL
	SMBUS_SMC_1_S0_SDA	SMB_455_R_50S	SMB	SMBUS_SMC_1_S0_SDA
	HDA_RST_CLK	HDA_455	HDA	HDA_BIT_CLK
		HDA_455	HDA	HDA_BIT_CLK_R
	HDA_SYNC	HDA_455	HDA	HDA_SYNC
		HDA_455	HDA	HDA_SYNC_R
	HDA_RST_L	HDA_455	HDA	HDA_RST_R_L
		HDA_455	HDA	HDA_RST_L
	HDA_SDIN0	HDA_455	HDA	HDA_SDIN0
	HDA_SDOUT	HDA_455	HDA	HDA_SDOUT
		HDA_455	HDA	HDA_SDOUT_R
	PM_SUS_CLK	CLK_SLOW_455	CLK_SLOW	PM_CLK32K_SUSCLK_R
		CLK_SLOW_455	CLK_SLOW	SMC_CLK32K
	SPT_CLK	SPT_455	SPT	SPT_CLK_R
		SPT_455	SPT	SPT_CLK
	SPT_MOST	SPT_455	SPT	SPT_MOSI_R
		SPT_455	SPT	SPT_MOSI
	SPT_MISO	SPT_455	SPT	SPT_MISO
		SPT_455	SPT	SPT_MISO_R
	SPT_CS0	SPT_455	SPT	SPT_CS0_R_L
		SPT_455	SPT	SPT_CS0_L
		SPT_455	SPT	SPT_SMC_CLK
		SPT_455	SPT	SPT_SMC_MOSI
		SPT_455	SPT	SPT_SMC_MISO
		SPT_455	SPT	SPT_SMC_CS_L
		SPT_455	SPT	SPT_MLB_CLK
		SPT_455	SPT	SPT_MLB_I00_MOSI
		SPT_455	SPT	SPT_MLB_I01_MISO
		SPT_455	SPT	SPT_MLB_CS_L
		SPT_455	SPT	SPT_I0<2>
		SPT_455	SPT	SPT_I02_R
		SPT_455	SPT	SPT_MLB_I02_WP_L
		SPT_455	SPT	SPT_I0<3>
		SPT_455	SPT	SPT_I03_R
		SPT_455	SPT	SPT_MLB_I03_HOLD_L
	PCIE_AP_R2D	PCIE_800	PCIE_PCH_TX	PCIE_AP_R2D_P
	PCIE_AP_R2D	PCIE_800	PCIE_PCH_TX	PCIE_AP_R2D_N
		PCIE_800	PCIE_PCH_TX	PCIE_AP_R2D_C_P
		PCIE_800	PCIE_PCH_TX	PCIE_AP_R2D_C_N
	PCIE_AP_D2R	PCIE_800	PCIE_PCH_RX	PCIE_AP_D2R_P
	PCIE_AP_D2R	PCIE_800	PCIE_PCH_RX	PCIE_AP_D2R_N
	PCIE_CLK100M_AP	CLK_PCTE_800	CLK_PCTE	PCIE_CLK100M_AP_P
	PCIE_CLK100M_AP	CLK_PCTE_800	CLK_PCTE	PCIE_CLK100M_AP_N
	PCIE_TBT_R2D	PCIE_800	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>
	PCIE_TBT_R2D	PCIE_800	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>
		PCIE_800	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>
		PCIE_800	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>
	PCIE_TBT_D2R	PCIE_800	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>
	PCIE_TBT_D2R	PCIE_800	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>
		PCIE_800	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>
		PCIE_800	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>
	PCIE_CLK100M_TBT	CLK_PCTE_800	CLK_PCTE	PCIE_CLK100M_TBT_P
	PCIE_CLK100M_TBT	CLK_PCTE_800	CLK_PCTE	PCIE_CLK100M_TBT_N
		CLK_PCTE_800	CLK_PCTE	PEG_CLK100M_P
		CLK_PCTE_800	CLK_PCTE	PEG_CLK100M_N
	XDP_TDI	PCH_455	PCH_ITP	XDP_PCH_TDI
	XDP_TDO	PCH_455	PCH_ITP	XDP_PCH_TDO
	XDP_TMS	PCH_455	PCH_ITP	XDP_PCH_TMS
	XDP_TCK	PCH_455	PCH_ITP	XDP_PCH_TCK
	PCIE_CAMERA	PCIE_800	PCIE_PCH_TX	PCIE_CAMERA_R2D_P
	PCIE_CAMERA	PCIE_800	PCIE_PCH_TX	PCIE_CAMERA_R2D_N
		PCIE_800	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P
		PCIE_800	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N
	PCIE_CAMERA	PCIE_800	PCIE_PCH_RX	PCIE_CAMERA_D2R_P
	PCIE_CAMERA	PCIE_800	PCIE_PCH_RX	PCIE_CAMERA_D2R_N
		PCIE_800	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_P
		PCIE_800	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_N
	PCIE_CLK100M_CAMERA	CLK_PCTE_800	CLK_PCTE	PCIE_CLK100M_CAMERA_P
	PCIE_CLK100M_CAMERA	CLK_PCTE_800	CLK_PCTE	PCIE_CLK100M_CAMERA_N
		CLK_PCTE_800	CLK_PCTE	PCIE_CLK100M_CAMERA_C_P
		CLK_PCTE_800	CLK_PCTE	PCIE_CLK100M_CAMERA_C_N

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTCX1
	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA
		CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP
		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R
		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP
		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN
		CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN
	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT
		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R
	SYSCLK_CLK25M_X1	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1
		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2
		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R
		CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2
		CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R
		CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X1

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_850	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=8X_DIELECTRIC	?
MIPICLK_20THER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20WINDATA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS20WINDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WINDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WINDATA

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	PP1V35_CAM
		S2_MEM_PWR	PP0V675_CAM_VREF
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ



Change List:

<RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC | PROTO 0
<RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC | PROTO 1
<RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC | EVT
<RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC | DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591> MobileMac HW | Task
<rdar://component/497587> MobileMac HW | Schematic
<rdar://component/497585> MobileMac HW | New Bugs
<rdar://component/497588> MobileMac HW | Layout
<rdar://component/497590> MobileMac HW | Investigation
<rdar://component/497589> MobileMac HW | Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

87654321

A